1. Bibilo, P.N. Cistemy proektirovaniya integral'nykh skhem na osnove yazyka VHDL.
2. StateCAD, ModelSim, LeonardoSpectrum / P.N. Bibilo. - M. : SOLON-Press, 2005. - 384 s.
3. Zotov, Yu.V. Proektirovanie tsifrovykh ustroistv na osnove PLIS firmy XILINX v
4. SAPR WebPack ISE / Yu.V. Zotov. - M. : Goryachaya liniya - Telekom, 2003. - 624 s.
5. An XDL-based busmacro generator for customizable communication interfaces for dynamically and partially reconfigurable systems / C. Claus [et al.] // Field Programmable Logic and Applications (FPL2010) : 20th Intern. Conf. - Milano, 2010.
6. Kuzelin, O.M. Sovremennye semeistva PLIS firmy Xilinx : cpravochnoe posobie /
7. O.M. Kuzelin, D.A. Knyshev, Yu.V. Zotov. - M. : Goryachaya liniya - Telekom, 2004. - 440 s.
8. Spartan-3 Libraries Guide for HDL Designs [Electronic resource]. - Mode of access :
9. http://www.xilinx.com/itp/xilinx10/books/docs/spartan3_hdl/spartan3_hdl.pdf. - Date of access : 26.03.2012.
10. Bibilo, P.N. O nesinteziruemykh konstruktsiyakh yazyka VHDL / P.N. Bibilo // Sovre-
11. mennaya elektronika. - 2008. - № 5. - S. 68-71.
12. Using Look-Up Tables as Shift Registers (SRL16) in Spartan-3 Generation FPGAs [Electronic
13. resource]. - Mode of access : http://www.xilinx.com/support/documentation/application_notes
14. xapp465.pdf. - Date of access : 26.03.2012.
15. Lokhov, A. Obzor sredstv funktsional'noi verifikatsii kompanii Mentor Graphics /
16. A. Lokhov // Sovremennaya elektronika. - 2005. - № 5. - S. 50-54.