1. Arlat J., Aguera M., Amat L. Fault injection for dependability validation: a methodology and some applications // IEEE transactions on software engineering. - V. 16. - № 2. - 1990.
2. Karlsson J., Liden P., Dahlgren P. Using heavy-ion radiation to validate fault-handling mechanisms // IEEE Micro. - V. 14. - № 1. - 1994. - P. 8-32.
3. Delong T.A., Johnson B.W., Profeta J.A. A fault injection technique for VHDL behavioral-level models // IEEE Design Test Comput. - V. 13. - 1996. - P. 24-33.
4. Jenn E., Arlat J., Rimen M. Fault injection into VHDL models: The MEFISTO tool // 24th Int. symp. fault-tolerant comput. - June 1994. - P. 66-75.
5. Boué J., Pétilton P., Crouzet Y. MEFISTO-L: A VHDL-based fault injection tool for the experimental assessment of fault tolerance // In 28th FTCS. - June 1998. - P. 168-173.
6. Lörinc Antoni, Régis Leveugle, Béla Fehér. Using run-time reconfiguration for fault injection applications // IEEE Ttransactions on instrumentation and Measurement. - V. 52. - № 5. - 2003.
7. Chakraborty T., Ghosh S. On behavior fault modeling for combinational digital designs // Proc. International test conference, September 1988. - P. 593-600.
8. Ghosh S., Chakraborty T.J. On behavior fault modeling for digital designs // Journal of Electronic Testing. V. 2. - Kluwer Academic Publishers, 1991.
9. Armstrong J.R., Lam F.S., Ward P.C. Test generation and fault simulation for behavioral models // Performance and Fault Modeling with VHDL. Prentice Hall, Englewood Cliffs, NJ, 1992. - P. 240-303.
10. Cho C.H. A formal model for behavioral test generation // Doctoral dissertation. - Vir-ginia Polytechnic Institute and State University. - Department of Electrical Engineering. - Blacksburg, VA. - 1994.
11. Cho C.H., Armstrong J.R. B-algorithm: A behavioral test generation algorithm // Proc. International test conference, 1994. - P. 968-979.
12. Al Hayek G., Robach C. On the adequacy of deriving hardware test data from the behavioral specification // Proc. EUROMICRO 96, 22nd Euromicro Conference. - September 1996. - P. 337-342.
13. IEEE P1076.6/D1.12, Draft Standard for VHDL Register Transfer Level Synthesis / VHDL Synthesis Interoperability Working Group. - IEEE. - Piscataway, NJ. - March 1998.
14. Золоторевич Л.А., Сидоренко О.М., Юхневич Д.И. Основные возможности базовых средств САПР микроэлектроники VLSI_SIM // Мат. 3-й Междунар. науч.-практ. конф. «Вузовская наука, промышленность, международное сотрудничество». Т.2. - Мн.: Университетское, 2000. - С. 164-170.
Послать статью по эл. почте 