Synthesis of symmetric paths of arbiter physically unclonable function on FPGA
Abstract
Physical cryptography is one of the current trends among the existing methods of protecting digital devices from illegal access. Circuit design solutions in physical cryptography are called digital physically unclonable functions (PUFs), which to be implemented ensure the uniqueness, non-reproducibility (non-cloning) of the protected digital device. In addition, PUFs should be efficient as hardware resources. The existing implementations of the arbiter PUF are based on the synthesis of configurable symmetric paths, when each link is a pair of two-input multiplexers providing two configurations of test signal translation: direct and cross. In order to build a single link on FPGA, it is necessary to use two built-in LUT-blocks, providing the implementation of two multiplexers, meanwhile the hardware resources of LUT-blocks are not fully utilized. The article presents a new architecture of symmetric paths of the arbiter PUF, allowing efficient use of hardware resources of LUT-blocks for various FPGA families.
About the Author
A. A. Ivaniuk
Belarusian State University of Informatics and Radioelectronics
Russian Federation
Alexander A. Ivaniuk, Dr. Sci. (Eng.), Professor Computer Science Department
Russian Federation
Alexander A. Ivaniuk, Dr. Sci. (Eng.), Professor Computer Science Department
References
1. Zalivaka S. S., Zhang L., Klybik V. P., Ivaniuk A. A., Chang C.-H. Design and implementation of high-quality physical unclonable functions for hardware-oriented cryptography. Secure System Design and Trustable Computing. Switzerland, Springer, 2016, pp. 39–81. DOI: 10.1007/978-3-319-14971-4
2. Yarmolik V. N., Vashinko Y. G. Fizicheski nekloniruemye funkcii [Physically unclonable functions]. Informatika [Informatics], 2011, no. 2(30), pp. 92–103 (in Russian).
3. Ivaniuk A. A. Projektirovanie vstraivaemyh cifrovyh ustrojstv i system. Design of Embedded Digital Devices and Systems. Minsk, Bestprint, 2012, 337 p. (in Russian).
4. Zalivaka S. S., Ivaniuk A. A., Chang Ch.-H. Reliable and modeling attack resistant authentication of arbiter PUF in FPGA implementation with trinary quadruple response. IEEE Transactions on Information Forensics and Security, 2018, vol. 4, no. 14, pp. 1109–1123. DOI: 10.1109/TIFS.2018.2870835
5. Zalivaka S. S., Puchkov A. V., Klybik V. P., Ivaniuk A. A., Chang C.-H. Multi-valued arbiters for quality enhancement of PUF responses on FPGA implementation. Proceedings IEEE/ACM Asia and South Pacific Design Automation Conference. Macau, 2016, pp. 533–538. DOI: 10.1109/ASPDAC.2016.7428066
6. Hori Y., Yoshida T., Katashita T., Satoh A. Quantitative and statistical performance evaluation of arbiter physical unclonable functions on FPGAs. Proceedings International Conference "Reconfigurable Computing and FPGAs". Mexico, 2010, pp. 298–303. DOI: 10.1109/ReConFig.2010.24
7. Becker G. T. On the pitfalls of using Arbiter-PUFs as building blocks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, vol. 34, no. 8, pp. 1295–1307. DOI: 10.1109/TCAD.2015.2427259
8. Lee J. W., Gassend B., Lim D., Suh G. E. A technique to build a secret key in integrated circuits for identification and authentication applications. Proceedings of the IEEE VLSI Circuits Symposium (VLSI’04). Honolulu, 2004, pp. 176–179. DOI: 10.1109/VLSIC.2004.1346548
9. Morozov S., Maiti A., Schaumont P. An analysis of delay based PUF implementations on FPGA. Proceedings International Symposium "Applied Reconfigurable Computing". Berlin, 2010, pp. 382–387. DOI: 10.1007/978-3-642-12133-3_37
10. Nexys 4 Artix-7 FPGA Trainer Board. Available at: https:// store.digilentinc.com/nexys-4-artix-7-fpgatrainer-board-limited-time-see-nexys4-ddr (accessed 20.11.2018).
11. 7 Series FPGAs Data Sheet: Overview. Available at: https:// www.xilinx.com/support/documentation/ data_sheets/ds180_7Series_Overview.pdf (accessed 20.11.2018).
12. Spartan-3E FPGA Family Data Sheety. Available at: https:// www.xilinx.com/support/documentation/ data_sheets/ds312.pdf (accessed 28.12.2018).
13. ISE Design Suite. Available at: https://www.xilinx.com/products/design-tools/ise-design-suite.html (accessed 20.11.2018).
Review
For citations:
Ivaniuk A.A. Synthesis of symmetric paths of arbiter physically unclonable function on FPGA. Informatics. 2019;16(2):99-108. (In Russ.)
Views: 649
Email this article 