1. Hwang, E.O. Digital Logic and Microprocessor Design with VHDL / E.O. Hwang. - New-York: Brooks/Cole, 2005. - 513 p.
2. Bibilo, P.N. Sintez logicheskikh skhem s ispol'zovaniem yazyka VHDL / P.N. Bibilo. - M.: SOLON-R, 2002. - 384 s.
3. Rajsuman, R. System-on-a-Chip. Design and Test / R. Rajsuman. - Boston: Artech House Publishers, 2000. - 277 p.
4. Lala, P.K. Digital Circuits Testing and Testability / P.K. Lala. - New-York: Academic Press, 1997. - 199 p.
5. Stroud, C.E. A Designer’s Guide to Built-In Self-Test / C.E. Stroud. - Boston: Kluwer Academic Publishers, 2002. - 319 p.
6. Yarmolik, V.N. Vnedrenie funktsional'nykh neispravnostei v VHDL-opisaniya tsifrovykh ustroistv / V.N. Yarmolik, A.A. Ivanyuk // Avtomatika i vychislitel'naya tekhnika. - 2007. - № 3. - S. 3-12.
7. Youngmin, H. Design error simulation based on error modeling and sampling techniques / H. Youngmin, S.A. Szygenda // Mathematics and computers in simulation. - 1998. - Vol. 46, № 11. - P. 35-46.
8. Zolotorevich, L.A. Modelirovanie neispravnostei SBIS na povedencheskom urovne na yazyke VHDL / L.A. Zolotorevich // Informatika. - 2005. - № 3. - S. 135-144.
9. Fault Injection into VHDL Models: The MEFISTO Tool / E. Jenn [et al.] // Proc. of the 24th International Symposium on Fault Tolerant Computing. - Austin, Texas, USA, 1994. - P. 66-75.
10. Sieh, V. VERIFY: Evaluation of Reliability Using VHDL-Models with Embedded Fault Descriptions / V. Sieh, O. Tschache, F. Balbach // Proc. of 27th International Symposium on Fault-Tolerant Computing. - Seattle, Washington, 1997. - P. 32-36.
11. Ivanyuk, A.A. Proektirovanie kontroleprigodnykh tsifrovykh ustroistv / A.A. Ivanyuk, V.N. Yarmolik. - Minsk: Bestprint, 2006. - 296 s.
12. Nerazrushayushchee testirovanie zapominayushchikh ustroistv / V.N. Yarmolik [i dr.]. - Minsk: Bestprint, 2005. - 230 s.
13. Goor, A.J. Functional Memory Faults: A Formal Notation and a Taxonomy / A.J. Goor, Z. Al-Ars // VTS 2000, 18th IEEE VLSI Test Symposium. - Dublin, Ireland, 2000. - P. 281-289.
14. Ivanyuk, A.A. Modelirovanie funktsional'nykh neispravnostei tsifrovykh ustroistv sredstvami yazyka VHDL / A.A. Ivanyuk // Informatika. - 2007. - № 1. - S. 30-40.
15. Zolotorevich, L.A. Modelirovanie neispravnostei v strukturakh SBIS na yazyke VHDL / L.A. Zolotorevich // Informatika. - 2005. - № 1. - S. 89-94.
16. Bergeron, J. Writing Testbenches. Functional Verification of HDL Models / J. Bergeron. - Boston: Kluwer Academic Publishers, 2000. - 354 p.
17. Goor, A.J. Towards a Uniform Notation for Memory Tests / A.J. Goor, A. Offerman // Proc. of European Design and Test Conference. - Paris, 1996. - P. 420.
18. ModelSim PE 6.2f [Electronic resource]. - 2007. - Mode of access: http://www.model.com. - Date of access: 01.02.2008.
Email this article 