1. Rabai, Zh.M. Tsifrovye integral'nye skhemy. Metodologiya proektirovaniya / Zh.M. Rabai, A. Chandrakasan, B. Nikolich. - M. : Izdatel'skii dom «Vil'yams», 2007. - 912 s.
2. Benini, L. Logic Synthesis for Low Power / L. Benini, G. De Micheli // Logic Synthesis and
3. Verification ; eds. S. Hassoun, T. Sasao, R.K. Brayton. - Boston, Dardrecht, London : Kluwer Academic Publishers, 2002. - P. 197-223.
4. Pedram, M. Power Minimization in IC Design: Principles and Applications / M. Pedram //
5. ACM Transactions Design Automation Electronic Systems. - 1996. - Vol. 1. - P. 3-56.
6. Ueikerli, Dzh. Proektirovanie tsifrovykh ustroistv. T. 1 / Dzh. Ueikerli. - M. : Post-
7. market, 2002. - 544 s.
8. Roy, K. Low Power CMOS VLSI Circuit Design / K. Roy, S.C. Prasad. - N. Y. : John Wiley
9. and Sons Inc., 2000. - 376 p.
10. Bellaouar, A.B. Low-Power Digital VLSI Design Circuits and Systems / A.B. Bellaouar,
11. M.I. Elmasry, J. Allen. - USA, Norwell : Kluwer Academic Publishers, 1995. - 530 s.
12. Najm, F.N. A survey of Power Estimation Techniques in VLSI Circuits / F.N. Najm // IEEE
13. Trans. on VLSI. - 1994. - № 12. - P. 446-455.
14. Benini, L. Analysis of hazard contribution to power dissipation in CMOS IC’s / L. Benini,
15. M. Favalli, B. Riscco // Proc. of the 1994 Intern. Workshop on Low Power Design, April 1994. - Napa, CA, 1994. - P. 27-32.
16. Simulation and reduction of CMOS power dissipation at logic level / F. Dresig [et al.] // Proc. of European Design Automation Conf., Febr. 1993. - Paris, France, 1993. - P. 341-346.
17. Cirit, M.A. Estimating dynamic power consumption of CMOS circuits / M.A. Cirit // IEEE
18. Intern. Conf. on Computer-Aided Design, November 1987. - Santa Clara, CA, 1987. - P. 534-537.
19. Najm, F.N. Transition density: A new measure of activity of digital circuits / F.N. Najm //
20. IEEE Trans. on Computer-Aided Design of Integr. Circuit and Systems. - 1993. - Vol. 12, № 2. - P. 310-323.
21. Gupta, S. Power Modeling for High Level Power Estimation / S. Gupta, F.N. Najm // IEEE
22. Transactions on VLSI Systems. - 2000. - Vol. 8, № 1. - P. 18-29.
23. Nemani, M. Towards a high-level power estimation capability / M. Nemani, F. Najm //
24. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems. - 1996. - Vol. 15, № 6. - P. 588-598.
25. Murashko, I.A. Metody otsenki rasseivaemoi moshchnosti v tsifrovykh KMOP-skhemakh /
26. I.A. Murashko // Doklady BGUIR. - 2007. - № 1 (17). - S. 100-108.
27. Murashko, I.A. Metody minimizatsii energopotrebleniya pri samotestirovanii
28. tsifrovykh ustroistv / I.A. Murashko, V.N. Yarmolik. - Minsk, 2004. - 198 s.
Email this article 