1. Goor A.J. van de. Testing Semiconductor Memories, Theory and Practice. - Chichester, UK: John Wiley & Sons, 1991.
2. Karpovsky M.G., Yarmolik V.N. Transparent Memory Testing for Pattern Sensitive Faults // IEEE International Test Conference. - Washington, 1994. - P. 860-869.
3. Karpovsky M.G., Yarmolik V.N., Goor A.J. van de. Pseudo-Exhaustive Word-Oriented DRAM Testing // European Test Conference. - Munich, 1995. - P. 126-132.
4. Ярмолик С.В., Ярмолик В.Н. Эффективность многократного применения маршевых тестов для выявления кодочувствительных неисправностей // Известия Белорусской инженерной академии. - 2005. - № 1(91)/1. - С. 79-83.
5. Nicolaidis M. Theory of Transparent BIST for RAMs // IEEE Transaction of Computers. - Vol. 45. - № 10. - 1996.
6. Yarmolik V.N., Sokol B., Yarmolik S.V. Counter sequences for memory test address generation // Proc. 12th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES 2005). - Krakow, 2005. - P. 413-418.
7. Mrozek I., Yarmolik V.N. Detection of Pattern Sensitive Faults by Multiple Transparent March Tests // Proc. 10th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES’03). - Lodz, 2003 - P. 542-545.
8. Niggemeyer D., Otterstedt J., Redeker M. Detection of Non-classical Memory Faults using Degrees of Freedom in March Testing // Rec. 11th Workshop «Testmethods and Reliability of Circuits and Systems». - Potsdam, 1999.