1. Yeap G.P. Practical Low Power Digital VLSI Design. - Norwell: Kluwer Academic Publishers, 1998. - 212 p.
2. Roy K., Prasad S.C. Low Power CMOS VLSI Circuit Design. - New York: John Wiley and Sons, Inc., 2000. - 376 p.
3. Zorian Y. A Distributed BIST Control Scheme for Complex VLSI Dissipation // Proc. 11th IEEE VLSI Test Symposium (VTS’93). Princeton, NJ, April 6-8, 1993. - IEEE Computer Society Press, 1993. - P. 4-9.
4. Ye Y., Roy K., Drechsler R. Power Consumption in XOR-Based Circuits // Proc. of the 1999 Conference on Asia South Pacific Design Automation, January 18-21, 1999. - Wanchai, Hong Kong, 1999. - P. 299-302.
5. Ye Y., Roy, K., Graph-based Synthesis Algorithms for AND/XOR Networks // Proc. of the 34st Conference on Design Automation, Anaheim, California, USA, Anaheim Convention Center, June 9-13, 1997. - ACM Press, 1997. - P. 107-112.
6. Yarmolik V., Murashko I. A peak-power estimation for digital circuits design // Fifth International Conference «New Information Technologies». October 29-31, 2002. - Minsk: BSEU, 2002. - P. 34-38.
7. Chamzas C.C. Parasitic Spectral Lines in High Speed Generation of Binary Maximum Length Sequences // IEEE Trans. on Communication. - V. COM-26. - № 6. - 1978. - P. 922-925.
8. Murashko I.A., Yarmolik V.N. Bystrodeistvuyushchii generator psevdosluchainykh testovykh naborov // Mikroelektronika. - T. 30. - № 1. - 2001. - S. 68-76.
9. Murashko I.A., Yarmolik V.N. Metodika snizheniya energopotrebleniya generatora psevdosluchainykh testovykh naborov dlya vstroennogo samotestirovaniya // Avtomatika i telemekhanika. - T. 65. - № 8. - 2004. - C. 102-114.
Email this article 