1. Kuter, J. Architecture Driven Partitioning / J. Kuter, E. Barke // Proc. of the conf. on Design, automation and test in Europe. - Munich, Germany, 2001. - P. 479-487.
2. Khatri, S.P. Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric / S.P. Khatri, R.K. Brayton, A. Sangiovanni-Vincentelli // Proc. of the 2000 IEEE/ACM Int. conf. on Computer-aided design. - San Jose, California, 2000. - P. 412-418.
3. Binary and Multi-Valued SPFD-Based Wire Removal in PLA Networks / S. Sinha [et al.] // Proc. of the IEEE Int. conf. on Computer Design: VLSI In Computers & Processors (ICCD '00). - Austin, Texas, 2000. - P. 494-503.
4. Yan, K. Practical logic synthesis for CPLDs and FPGAs with PLA-style logic blocks / K. Yan // Proc. of ASP-DAC 2001, Asia and South Pacific Design Automation Conf. - Yoko-hama, Japan, 2001. - P. 231-234.
5. Cheung C.-C. Further Improve Circuit Partitioning using GBAW Logic Perturbation Techniques / C.-C. Cheung, Y.-L. Wu, D.I. Cheng // Proc. of the conf. on Design, automation and test in Europe. - Munich, Germany, 2001. - P. 233-239.
6. Fridman A. Teoriya i proektirovanie pereklyuchatel'nykh skhem / A. Fridman, P. Menon. - M. : Mir, 1978. - 580 s.
7. Kirienko, N.A. Razbienie sistemy logicheskikh uravnenii na podsistemy s zadannymi ogranicheniyami / N.A. Kirienko // Novye informatsionnye tekhnologii v issledovanii diskretnykh struktur : dokl. Tret'ei Vseros. konf. s mezhdunarodnym uchastiem. - Tomsk : TNTs SO RAN, 2000. - S. 236-241.
8. Bibilo, P.N. Cistemy proektirovaniya integral'nykh skhem na osnove yazyka VHDL. StateCAD, ModelSim, LeonardoSpectrum / P.N. Bibilo. - M. : SOLON-Press, 2005. - 384 s.
9. Sistema «Custom Logic» avtomatizirovannogo proektirovaniya upravlyayushchei logiki zakaznykh tsifrovykh SBIS / P.N. Bibilo [i dr.] // Mikroelektronika. - 2004. - T. 32, № 5. - S. 310-327.
10. Berkeley PLA test set [Electronic resource]. - Mode of access : http://www1.cs. columbia.edu/~cs4861/sis/espresso-examples/ex. - Date of access : 03.05.2006.
11. Bibilo, P.N. Sintez logicheskikh skhem s ispol'zovaniem yazyka VHDL / P.N. Bibilo. - M. : SOLON-R, 2002. - 384 s.
12. Bibilo, P.N. Optimizatsiya logicheskikh skhem zakaznykh SBIS v sintezatore Leonardo / P.N. Bibilo // Sovremennaya elektronika. - 2007. - № 5. - S. 50-52.
Email this article 