1. Tang, D.T. Exhaustive Test Pattern Generation with Constant Weight Vectors / D.T. Tang,
2. L.S. Woo // IEEE Transactions on Computers. - 1983. - Vol. C-32, № 12. - P. 1145-1150.
3. Tang, D.T. Iterative Exhaustive Pattern Generation for Logic Testing / D.T. Tang, C.L. Chen // IBM Journal Res. Develop. - 1984. - Vol. 28, № 2. - P. 212-219.
4. Karpovsky, M.G. Pseudo-Exhaustive Word-Oriented DRAM Testing / M.G. Karpovsky,
5. V.N. Yarmolik, A.J. Goor // EUROTEST Conference : proc. Int. Conf., Paris, France, 6-9 March 1995 / IEEE Computer Society. - Washington, USA, 1995. - P. 126-132.
6. Levitin, L.B. Efficient Exhaustive Test Based on MDS Codes // L.B. Levitin,
7. M.G. Karpovsky // IEEE Int. Symposium on Information Theory : proc. Int. Conf. / IEEE Computer Society. - Ann Arbor, USA, 1986. - P. 64.
8. Barzilai, Z. Exhaustive Generation of Bit Pattern with Application to VLSI Self-Testing /
9. Z. Barzilai, D. Coppersmith, A. Rozenberg // IEEE Transactions on Computers. - 1983. - Vol. C-31, № 2. - P. 190-194.
10. Karpovsky, M.G. Transparent Memory BIST / M.G. Karpovsky, V.N. Yarmolik // IEEE
11. Workshop on Memory Technology Design and Testing : proc. Int. Conf., San Jose, CA, USA,
12. -9 August 1994 / IEEE Computer Society. - San Jose, USA, 1994. - P. 106-111.
13. Grindal, M. Combination Testing Strategies / M. Grindal, J. Offutt, S.F. Andler // GMU
14. Technical Report ISE-TR-04-05. - July, 2004. - 32 p.
15. Кулямин, В.В. Комбинаторика слов и построение тестовых последовательностей /
16. В.В. Кулямин // Труды ИСП РАН. − 2004. − № 8 (1). - С. 25−40.
17. Hartman, A. Problems and Algorithms for Covering Arrays / A. Hartman, L. Raskin // Discrete Mathematics. - 2004. − № 284. - P. 149−156.
18. Yarmolik, S.V. Multi-Background Memory Testing / S.V. Yarmolik, I. Mrozek // Mixed
19. Design of Integrated Circuits and Systems (MIXDES’07) : proc. of the 14th Int. Conf., Ciechocinek, Poland, 21-23 June 2007 / Technical University of Lodz. - Ciechocinek, Poland, 2007. - P. 511-516.
20. Yarmolik, S.V. Optimal Memory Address Seeds for Pattern Sensitive Faults Detection /
21. S.V. Yarmolik, B. Sokol // IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’2006) : proc. Int. Conf., Prague, Czech Republic, 18-21 April 2006 / Czech Technical University Publishing House. - Prague, Czech Republic, 2006 - P. 220-221.
22. Das, D. Exhaustive and Near-Exhaustive Memory Testing Techniques and their BIST Implementations / D. Das, M.G. Karpovsky // Journal of Electronic Testing: Theory and Applications. - 1997. - Vol. 10. - P. 215-229.
23. Курбацкий, А.Н. Анализ эффективности многократных маршевых тестов запоминающиx устройств / А.Н. Курбацкий, С.В. Ярмолик // Весн. Гродн. дзярж. ун-та імя Я. Купалы. Cер. 2. Матэматыка. Фізіка. Інфарматыка, вылічальная тэхніка і кіраванне. Біялогія. - 2008. - № 2 (68). - С. 103-107.
24. Adams, R.D. High Performance Memory Testing: Design Principles, Fault Modeling and
25. Self-Test / R.D. Adams. - N.Y. : Kluwer Academic Publishers, 2003. - 247 p.
26. Неразрушающее тестирование запоминающих устройств / В.Н. Ярмолик [и др.]. -
27. Минск : Бестпринт, 2005. - 230 с.
28. Mrozek, I. Problemu Funkcjonalnego Testowania Pamieci RAM / I. Mrozek, V. Yarmolik. -
29. Bialystok : Oficyna Wydawnicza Politechniki Bialostockiej, 2009. - 264 str.
Послать статью по эл. почте 