1. Hayek Al., Robach G. On the adequacy of deriving hardware test data from the behavioral specification // Proc. EUROMICRO 96, 22nd euromicro conference. 1996. P. 337-342.
2. Zolotorevitch L.A., Baturitsky M.A. Deduktive switch-level CMOS-VLSI fault simulation // The International conference computer-aided design of diskrete devices (CAD DD’95). V. 2. Minsk-Szczecin, 1995. P. 157-164.
3. Armstrong D. A deductive method for simulating faults in logic circuits // IEEE trans. comput. - 1972. C-21, 5.
4. Zolotorevich L.A., Sidorenko O.M., Yukhnevich D.I. Formalizatsiya i optimizatsiya analiza polnoty testa SBIS na urovne avtomatnykh modelei komponentov // Mat. Mezhdunar. konf. «Avtomatizatsiya proektirovaniya diskretnykh sistem (CAD-DD’97)». T. 3. Mn.: In-t tekhn. kibernetiki NAN Belarusi, 1997. S. 104-110.
5. Zolotorevich L.A., Sidorenko O.M., Yukhnevich D.I. Komp'yuternaya inzheneriya v elektronike: programmnaya sistema dlya proektirovaniya i obucheniya // Mat. Mezhdunar. nauch.-prakt. konf. «Obrazovatel'nye tekhnologii v podgotovke spetsialistov». Mn., 2003. S. 23-28.
6. Jenn E., Arlat J., Rimen M. Fault injection into VHDL models: The MEFISTO tool // Proc. 24th symp. on fault tolerant comp. (FTCS-24). Austin, Texas, USA, 1994. P. 66-75.
7. Sieh V., Tschache O., Balbach F. VERIFY: evaluation of reliability using VHDL-models with embedded fault descriptions // Proc. 27th Int. symp. on fault-tolerant comp. (FTCS-27). Chicago, 1997. P. 32-36.
8. Goswami K.K., Iyer R.K. A simulation-based study of a triple modular redundant system using DEPEND // Proc. of the 5th Int. conference on fault-tolerant computing systems. Paris, 1991. P. 300-311.
Email this article 