Obfuscation of combination circuits of digital devices from unauthorized access
Abstract
The problems of designing modern VLSI and SoC are analyzed. The most difficult problems of design are problems of verification of projects at different stages of design. Along with the problems that arise and are solved in the mode of favorable design, in the last decade there was a problem of protection and additional control of projects in order to detect unauthorized third-party interference in the project with different fundamental goals. We consider the formation of a common approach to solving problems of control and verification in the design of modern integrated circuits based on the analysis of fault models of structural realizations of digital devices, errors arising in the design process, as well as deliberate distortions during the design and manufacturing stages, i. e. creation and development of taxonomy of possible deviations in the project. The algorithm of logical obfuscation and coding of digital structures based on the use of methods and means of test diagnostics is proposed.
About the Author
L. A. Zolotorevich
Belarusian State University of Informatics and
Radioelectronics
Belarus
Cand. Sci. (Eng.), Assoc. Prof.
Belarus
Cand. Sci. (Eng.), Assoc. Prof.
References
1. Rajendran J., Sam M., Sinanoglu O., Karri R. Security analysis of integrated circuit camouflaging. ACM SIGSAC Conference on Computer & Communications Security. Berlin, 2013, рр. 709–720.
2. Sergejchik V. V., Ivanjuk A. A. Metody leksicheskoj obfuskacii VHDL-opisanij [Methods of lexical obfuscation of VHDL descriptions]. Information Technologies and Systems 2013 (ITS 2013) : Proceedings of the International Conference. Minsk, 2013, рр. 198–199 (in Russian).
3. Shakya B., Salmani T. H., Forte D., Bhunia S., Tehranipoor M. Benchmarking of hardware Trojans and maliciously affected circuits. Journal of Hardware and Systems Security, 2017, vol. 1(1), рр. 85–102.
4. Xiao K, Forte D, Jin Y, Karri R, Bhunia S., Tehranipoor M. Hardware Trojans: lessons learned after one decade of research. ACM Transactions on Design Automation of Electronic System, 2016, vol. 22, no. 1, рр. 1–23.
5. Dupuis S., Rouzeyre B., Flottes M.-L., Natale G. D., Ba P.-S. New testing procedure for finding insertion sites of stealthy hardware Trojans. Design, Automation & Test in Europe Conference & Exhibition (DATE’2015), Grenoble, France, 9–13 March 2015. Grenoble, 2015, рр. 776–781.
6. Roy J. A., Koushanfar F., Markov I. L. EPIC: Ending Piracy of Integrated Circuits. IEEE Computer, 2010, vol. 43, no. 10, рр. 30–38.
7. Chakraborty R. S., Bhunia S. Security against hardware Trojan through a novel application of design obfuscation. IEEE/ACM International Conference on Computer-Aided Design. San Jose, 2009, рр. 113–116.
8. Karousos N., Pexaras K., Karybali I. G., Kalligeros E. Weighted logic locking: a new approach for IC piracy protection. IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS). Thessaloniki, 2017, рр. 221–226.
9. Zolotorevich L. A. Issledovanie metodov i sredstv verifikacii proektov i generacii testov MJeS [Research of methods and means of project verification and test generation of MES]. Sbornik nauchnyh trudov Vserossijskoj nauchno-tehnicheskoj konferencii "Problemy razrabotki perspektivnyh mikrojelektronnyh sistem (MJeS–2006)" [Collection of scientific papers of the all-russian scientific and technical conference "Problems of Development of Promising Microelectronic Systems" (MES–2006)], Мoscow, Institut problem proektirovanija v mikrojelektronike Rossijskoj akademii nauk, 2006, рр. 163–168 (in Russian).
10. Yasin M., Rajendran J., Sinanoglu O., Karri R. On improving the security of logic locking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, vol. 35, no. 9, рр. 1411–1424.
Review
For citations:
Zolotorevich L.A. Obfuscation of combination circuits of digital devices from unauthorized access. Informatics. 2019;16(3):89-100. (In Russ.)
Views: 792
Email this article 