1. Rajsuman, R. System-on-a-Chip. Design and Test / R. Rajsuman. - Santa Clara: Advantest America R&D Center, Inc., 2000. - 294 p.
2. High-Frequency, At-Speed Scan Testing / X. Lin [et al.] // IEEE Design & Test of Computers. - September-October 2003. - P. 17-25.
3. Bardell, P.H. Built-in self-test for VLSI: pseudorandom techniques / P.H. Bardell, W. McAnney, J. Savir. - New York: John Wiley and Sons, 1987. - 354 p.
4. Murashko, I.A. Analiz fazovykh sdvigov M-posledovatel'nosti, formiruemoi s udvoennoi chastotoi / I.A. Murashko // Doklady BGUIR. - 2005. - № 4 (12). - C. 93-95.
5. Yarmolik, V.N. Metodika proektirovaniya generatora testovykh vozdeistvii, osno-vannogo na svoistve detsimatsii M-posledovatel'nosti / V.N. Yarmolik, I.A. Murashko // Avtomatika i vychislitel'naya tekhnika. - 1997. - № 1. - S. 44-56.
6. Golomb, S.W. Shift Register Sequences / S.W. Golomb. - San-Francisko: Holden Day, 1967. - 188 p.
7. Murashko, I.A. Metody minimizatsii energopotrebleniya pri samotestirovanii tsifrovykh ustroistv / I.A. Murashko, V.N. Yarmolik. - Minsk: Bestprint, 2004. - 188 s.
8. Murashko, I.A. Bystrodeistvuyushchii generator psevdosluchainykh testovykh naborov / I.A. Murashko, V.N. Yarmolik // Mikroelektronika. - 2001. - T. 30, № 1. - S. 68-76.
9. Chamzas, C.C. Parasitic Spectral Lines in High Speed Generation of Binary Maximum Length Sequences / S.S. Chamzas // IEEE Trans. On Communication. - 1978. - Vol. COM-26, № 6. - P. 922-925.