PRALU language - the tool for verifying digital devices
Abstract
The task of creating a testbench for functional verification is considered. This verification process establishes the reconvergence (equivalence) of the device specification and the register-transfer level (RTL) model - a logical network which was built in the synthesis process. In the UVM methodology, usually used in the modern design of digital devices for functional verification, a testing strategy, that determines the way in which a test case is constructed, is the random selection of space-driven constrained-random transaction-level self-checking testbenches. The rules and recommendations of UVM contain a standardized structure of the test bench, which is oriented towards the development of transformational devices. For the case where the model of the design is a behavior algorithm, it is proposed to build a testbench as a model of the environment of the design presented in the language of PRALU. The environment model of the developed device allows to avoid situations when the device under test is verified with sufficient coverage, but in an incomplete environment. The environment model on PRALU can be automatically converted into a transaction level model to develop a testbench in the simulator environment of the hardware description language.
About the Author
D. I. Cheremisinov
The United Institute of Informatics Problems, National Academy of Sciences of Belarus
Belarus
Belarus
Dmitriy I. Cheremisinov - Cand. Sci. (Eng.), Leading Researcher.
6, Surganovа Str., 220012, Minsk
References
1. Bergeron J. Writing Testbenches using SystemVerilog. New York, Springer, Science + Business Media, 2006, 411 p.
2. Bibilo P. N. Modelirovanie i verifikacija cifrovyh sistem na jazyke VHDL. Modeling and Verification of Digital Systems in the VHDL Language. Moscow, URSS Publ., 2017, 342 p. (in Russian).
3. An Accellera Organization. Universal Verification Methodology (UVM) 1.1 Class Reference. Available at: http://www.accellera.org/images/downloads/standards/uvm/UVM_1.1_Class_Reference_Final_06062011.pdf. (accessed 10.02.2018).
4. Meyer B. Seven principles of software testing. Computer, 2008, vol. 41, no. 8, рр. 99-101.
5. Glasser M. Open Verification Methodology Cookbook. New York, Springer, 2010, 236 p.
6. Zakrevskij A. D. Parallel'nye algoritmy logicheskogo upravlenija. Parallel Logic Control Algorithms, Minsk, Institut tehnicheskoj kibernetiki Nacional'noj akademii nauk Belarusi, 1999, 202 p. (in Russian).
7. Anderson T. L. Verifying SoCs from the Inside Out. Available at: chipdesignmag.com/display.php?articleId=5153 (accessed 10.02.2018).
8. Lewis J. (ed.) Open source VHDL verification methodology. User’s Guide Rev. 1.2. Available at: http://osvvm.org/downloads (accessed 02.09.2013).
9. Kaner C. What is a good test case? Software Testing Analysis & Review Conference (STAR) East. Available at: http://kaner.com/pdfs/GoodTest.pdf (accessed 10.02.2018).
10. Naveh R. Cadence and Specman. ACP Summer School. Available at: http://www.gecode.org/events/acp-summerschool-2011/slides/Cadence%20CSP.pdf (accessed 10.02.2018).
11. Halbwachs N. Synchronous Programming of Reactive Systems. Springer-Verlag, 2010, 192 p.
12. Keaveney M., McMahon A., O’Keeffe N., Keane K., O’Reilly J. The development of advanced verification environments using System Verilog. IET Irish Signals and Systems Conference, 2008. Galway, 2008, рр. 303-308.
13. Cheremisinov D. I. Modelirovanie lokal'noj shiny PCI c ispol'zovaniem jazyka PRALU [A local PCI bus modeling by the PRALU language]. Tanaevskie chtenija: doklady Chetvertoj Mezhdunarodnoj konferencii [Tanaev Readings: Reports of the Fourth International Conference, 29-30 Mar. 2010, Minsk]. Minsk, The United Institute of Informatics Problems of the National Academy of Sciences of Belarus, 2010, pp. 124-128 (in Russian).
14. Wang D. Formal Verification of the PCI Local Bus: A Step Towards IP Core Based System-On-Chip Design Verification. Available at: https://www.cs.cmu.edu/~dongw/master-thesis.pdf (accessed 10.02.2018).
15. Cheremisinov D. I. The specification of agent interaction in multi-agent systems. Intelligent Information Management, 2009, no. 1, рр. 65-72.
16. Grotker T. System Design with SystemC. Kluwer Academic Publishers, 2002, 219 р.
17. Liu C. L., Layland J. W. Scheduling algorithms for multiprogramming in a hard real time environment. Journal of the ACM, 1973, vol. 20, no. 1, рр. 44-61.
18. Zakrevskij A. D., Toropov N. R. Sistema programmirovanija LJaPAS-M. Programming System LYaPAS-M. Minsk, Nauka i tehnika Publ., 1978, 220 p. (in Russian).
19. Muller W., Ruf J., Rosenstiel W. An ASM Based SystemC Simulation Semantics. SystemC - Methodologies and Applications. Kluwer Academic Publishers, 2003, рр. 97-126.
20. Herlihy M. P., Wing J. M. Linearizability: A correctness condition for concurrent objects. ACM Transactions on Programming Languages and Systems, 1990, vol. 12, no. 3, рр. 463-492.
21. Solihin Y. Fundamentals of Parallel Multicore Architecture. CRC Press, 2015, 494 p.
22. Cheremisinov D. I. Proektirovanie i analiz parallelizma v processah i programmah. Design and the Analysis of Parallelism in Processes and Programs. Minsk, Belaruskaja Navuka Publ., 2011, 300 p. (in Russian).
Review
For citations:
Cheremisinov D.I. PRALU language - the tool for verifying digital devices. Informatics. 2018;15(4):86-98. (In Russ.)
Views: 624
Email this article 