1. Zakrevskii, A.D. Logicheskie osnovy proektirovaniya diskretnykh ustroistv /
2. A.D. Zakrevskii, Yu.V. Pottosin, L.D. Cheremisinova. - M. : Fizmatlit, 2007. - 589 c.
3. Bibilo, P.N. Cistemy proektirovaniya integral'nykh skhem na osnove yazyka VHDL.
4. StateCAD, ModelSim, LeonardoSpectrum / P.N. Bibilo. - M. : SOLON-Press, 2005. - 384 s.
5. Cheremisinova, L.D. Verifikatsiya mnogoblochnykh struktur s funktsional'noi neopredelennost'yu / L.D. Cheremisinova, D.Ya. Novikov // Izvestiya Nats. akad. nauk Belarusi. Ser. fiz-tekhn. nauk. - 2009. - № 2. - S. 98-105.
6. Cheremisinova, L.D. Proverka skhemnoi realizatsii chastichnykh bulevykh funktsii /
7. L.D. Cheremisinova, D.Ya. Novikov // Vestnik Tomskogo gosudarstvennogo universiteta.
8. Ser. Upravlenie, vychislitel'naya tekhnika i informatika. - 2008. - № 4. - S. 102-111.
9. Novikov, Ya. Foundations of Hierarchical SAT-Solving / Ya. Novikov, R. Brinkmann //
10. th International Workshop on Boolean Problems : Proc. of the Workshop, Freiberg, 23-24 September 2004 / University of Mining and Technology. - Freiberg, 2004. - P. 103-142.
11. Tsetin, G.S. On the Complexity of Derivation in Propositional Calculus / G.S. Tsetin // Studies in Constructive Mathematics and Mathematical Logic / ed. by A.O. Slisenko ; Steklov Mathematical Institute. - Leningrad, 1968. - Part 2. - P. 115-125.
12. Een, N. An Extensible SAT-solver / N. Een, N. Sorensson // Theory and Applications of Satisfiability Testing (SAT 2003) : Proc. of the Intern. Conf., Santa Margherita Ligure, Italy, May 5-8, 2003 / Microsoft Research. - Santa Margherita Ligure, 2003. - P. 502-518.
13. Sorensson, N. MiniSat v1.13 - A SAT Solver with Conflict-Clause Minimization /
14. N. Sorensson, N. Een // The International Conference on Theory and Applications of Satisfiability Testing (SAT 2005) [Electronic resource]. - 2005. - Mode of access : http://www.lri.fr/~simon/contest/results/descriptions/solvers/minisat_static.pdf. - Date of access : 16.07.2010.
15. Kuehlmann, A. Combinational and Sequential Equivalence Checking / A. Kuehlmann,
16. A.J. Cornelis van Eijk // Logic synthesis and Verification. - Norwell : Kluwer Academic Publishers, 2002. - P. 343-372.
17. Bibilo, P.N. Sovmestnoe ispol'zovanie sintezatorov Leonardo i XST pri proekti-
18. rovanii tsifrovykh skhem na FPGA / P.N. Bibilo // Informatsionnye tekhnologii. - 2008. - № 3. - S. 7-12.
19. Espresso examples / University of California Berkeley [Electronic resource]. - 2006. -
20. Mode of access : http://www1.cs.columbia.edu/~cs4861/sis/espresso-examples/ex. - Date of access : 06.01.2010.