1. Pentium III Serial Numbers [Electronic resource]. - Mechler Enterprises, LLC., 2001. - Mode of access : http://www.pcmech.com/article/pentium-iii-serial-numbers. - Date of access : 30.05.2016.
2. Silicon physical random functions / B. Gassend [et al.] // ACM Conf. on Comp. and Comm. Security (CCS’02), N. Y., USA, November 18-22, 2002 / ACM N. Y. - N. Y., 2002. - P. 148-160.
3. Koushanfar, F. Intellectual property metering / F. Koushanfar, G. Qu, M. Potkonjak // 4th Intern. Workshop Information Hiding (IH’01), Pittsburg, USA, April 25-27, 2001. - Pittsburg, 2001. - P. 81-95.
4. Koushanfar, F. Hardware Metering / F. Koushanfar, G. Qu // Proc. IEEE Design Automation Conf. (DAC’01), Scottsdale, USA, June 18-22, 2001 / ACM N. Y. - Scottsdale, 2001. - P. 490-493.
5. Qu, G. Fingerprinting intellectual property using constraint-addition / G. Qu, M. Potkonjak // Proc. IEEE Design Automation Conf. (DAC’00), Los-Angeles, USA, June 5-9, 2000 / ACM, N. Y. - Los-Angeles, 2000. - P. 587-592.
6. A blind dynamic fingerprinting technique for sequential circuit intellectual property protection / C.-H. Chang [et al.] // IEEE Trans. Comput.-Aided Design of Integrated Circuits and Syst. - 2014. - Vol. 33, no. 1. - P. 76-89.
7. Koushanfar, F. Provably secure active IC metering techniques for piracy avoidance and digital rights management / F. Koushanfar // IEEE Trans. Inf. Forensics and Security. - 2011. - Vol. 7, no. 1. - P. 51-63.
8. Ending piracy of integrated circuits / J. Roy [et al.] // Computer. - 2010. - Vol. 43, no. 10. - P. 30-38.
9. Architecture and Design Flow for a Highly Efficient Structured ASIC / H. Man-Ho [et al.] // IEEE Transactions on VLSI Systems. - 2012. - Vol. 21, iss. 3. - P. 424 - 433.
10. A technique to build a secret key in integrated circuits for identification and authentication applications / J.W. Lee [et al.] // Intern. Symp. VLSI Circuits (VLSI'04), Honolulu, USA, June 15-19, 2004. - Honolulu, 2004. - P. 176-179.
11. Readproof hardware from protective coatings / P. Tuyls [et al.] // Cryptographic Hardware and Embedded Systems (CHES'06), Yokohama, Japan, October 10-13, 2006 / Springer, N. Y. - Yokohama, 2006. - P. 369-383.
12. Holcomb, D.E. Initial SRAM state as a fingerprint and source of true random numbers for RFID tags / D.E. Holcomb, W.P. Burleson, K. Fu // Conf. RFID Security, Malaga, Spain, July 11-13, 2007 / University of Malaga, Spain. - Malaga, 2007. - P. 1-2.
13. The butterfly PUF protecting IP on every FPGA / S.S. Kumar [et al.] // Proc. Intern. Workshop Hardware-Oriented Security and Trust (HOST'08), Anaheim, USA, June 8-10, 2008. - Anaheim, 2008. - P. 67-70.
14. Uniqueness enhancement of PUF responses based on the locations of random outputting RS latches / D. Yamamoto [et al.] // Cryptographic Hardware and Embedded Systems (CHES'11), Nara, Japan, September 28 - October 1, 2011. - Nara, 2011. - P. 390-406.
15. Yarmolik, V.N. Fizicheski nekloniruemye funktsii / V.N. Yarmolik, Yu.G. Vashinko // Informatika. - 2011. - № 2. - S. 92-103.
16. CMOS image sensor based physical unclonable function for coherent sensor-level authentication / Y. Cao [et al.] // IEEE Trans. Circuits and Systems I: Regular Papers. - 2015. - Vol. 62, no. 11. - P. 2629-2640.
17. Ozturk, E. Physical unclonable function with tristate buffers / E. Ozturk, G. Hammouri, B. Sunar // Proc. Intern. Symp. on Circ. and Syst. (ISCAS’08), Seattle, USA, May 18-21, 2008. - Seattle, 2008. - P. 3194-3197.
18. Multi-valued arbiters for quality enhancement of PUF responses on FPGA implementation / S.S. Zalivaka [et al.] // Special Session on Cyber-Physical Systems and Security, in Proc. 21st IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC 2016), Macao, China, 26-28 Jan., 2016. - Macao, 2016. - P. 533-538.
19. Klybik, V.P. Primenenie fizicheski nekloniruemoi funktsii tipa arbitr dlya resheniya zadachi identifikatsii tsifrovykh ustroistv / V.P. Klybik, A.A. Ivanyuk // Avtomatika i vychislitel'naya tekhnika. - 2015. - № 3(49). - S. 24-34.
20. Ivanyuk, A.A. Ispol'zovanie fizicheski nekloniruemykh funktsii tipa «arbitr» dlya identifikatsii vstroennykh sistem na baze PLIS / A.A. Ivanyuk // Informatsionnye tekhnologii i sistemy 2011 (ITS 2011) : materialy Mezhdunar. nauch. konf., BGUIR, Minsk, Belarus', 26 okt. 2011 g. / redkol. : L.Yu. Shilin [i dr]. - Minsk : BGUIR, 2011. - S. 270-271.
21. 1076-2008 - IEEE Standard VHDL Language Reference Manual [Electronic resource]. - IEEE., Jan. 2009. - Mode of access : http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber =4772740&filter=AND(p_Publication_Number:4772738). - Date of access : 30.05.2016.
22. Maes, R. PUFKY: A Fully Functional PUF-Based Cryptographic Key Generator / R. Maes, A. van Herrewege, I. Verbauwhede // Cryptographic Hardware and Embedded Systems (CHES'12), Leuven, Belgium, September 9-12, 2012. - Leuven, 2012. - P. 302-319.
23. Ivanyuk, A.A. Apparatnaya realizatsiya algoritma identifikatsii PLIS na osnove fizicheski nekloniruemykh funktsii / A.A. Ivanyuk // Informatsionnye tekhnologii i sistemy 2013 (ITS 2013) : materialy Mezhdunar. nauch. konf., BGUIR, Minsk, Belarus', 23 okt. 2013 g. / redkol. : L.Yu. Shilin [i dr]. - Minsk : BGUIR, 2013. - S. 184-271.
24. Zynq-7000 All Programmable SoC Overview (DS190) - Xilinx [Electronic resource]. - Xilinx, Inc., 2012. - Mode of access : http://www.xilinx.com/support/documentation/data_sheets/ds190- Zynq-7000-Overview.pdf. - Date of access : 30.05.2016.
Email this article 