Synthesis of combinational circuits by means of bi-decomposition of Boolean functions
https://doi.org/10.37661/1816-0301-2022-19-1-7-18
Abstract
O b j e c t i v e s . The problem of synthesis of combinational circuits in the basis of two-input gates is considered. Those gates are AND, OR, NAND and NOR. The objective of the paper is to investigate the possibilities of application of bi-decomposition of Boolean functions to the synthesis of combinational circuits.
M e t h o d s . The method for bi-decomposition is reduced to the search in a graph for a weighted two-block cover with complete bipartite subgraphs (bi-cliques).
R e s u l t s . The initial Boolean function is given as two ternary matrices, one of which represents the domain of Boolean space where the function has the value 1, and the other is the domain of Boolean space where the function has the value 0. The orthogonality graph of rows of ternary matrices representing the given function is considered. The method for two-bi-clique covering the orthogonality graph of rows of ternary matrices is described. Every bi-clique in the obtained cover is assigned in a certain way with а set of variables that are the arguments of the function. This set is the weight of the bi-clique. Each of those bi-cliques defines a Boolean function whose arguments are the variables assigned to it. The functions obtained in such a way constitute the required decomposition.
Co n c l u s i o n . The process of synthesis of a combinational circuit consists of a successive application of bi-decomposition to obtained functions. The suggested method allows obtaining the circuits with short delay.
About the Author
Yu. V. PottosinBelarus
Yuri V. Pottosin - Ph. D. (Phys.-Math.), Leading Researcher, The United Institute of Informatics Problems of the National Academy of Sciences of Belarus.
- Surganova, 6, Minsk, 220012.
References
1. Cortadella J. Timing-driven logic bi-decomposition. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, vol. 22, no. 6, pp. 675–685.
2. Mishchenko A., Steinbach B., Perkowski M. An algorithm for bi-decomposition of logic functions. Proceedings of the 38th Annual Design Automation Conference (DAC’2001), Las Vegas, USA, 18–22 June 2001. Las Vegas, 2001, pp. 103–108.
3. Chang S.-C., Marek-Sadowska M., Hwang T. Technology mapping for TLU FPGA’s based on decomposition of binary decision diagrams. IEEE Transactions Computer-Aided Design, 1996, vol. 15, no. 10, pp. 1226–1235.
4. Bibilo P. N. Dekompozicija bulevyh funkcij na osnove reshenija logicheskih uravnenij. Decomposition of Boolean Functions on the Base of Solving Logical Equations. Minsk, Belaruskaja navuka, 2009, 211 p. (In Russ.).
5. Zakrevskij A. D. On a special kind decomposition of weakly specified Boolean functions. Second International Conference on Computer-Aided Design of Discrete Devices (CAD DD’97), Minsk, Belarus, 12–14 November 1997. National Academy of Sciences of Belarus, Institute of Engineering Cybernetics. Minsk, 1997, vol. 1, pp. 36–41.
6. Pottosin Yu. V. A heuristic method for bi-decomposition of partial Boolean functions. Informatika [Informatics], 2020, vol. 17, no. 3, pp. 44–53 (In Russ.).
7. Pottosin Yu. V., Shestakov E. A. Series-parallel decomposition of a system of partial Boolean functions. Prikladnaya diskretnaya matematika [Applied Discrete Mathematics], 2010, no. 4(10), pp. 55–63 (In Russ.).
8. Zakrevskij A. D., Pottosin Yu. V., Cheremisinova L. D. Logicheskie osnovy proektirovanija diskretnyh ustrojstv. Logical Fundamentals of Discrete Devices Design. Moscow, Fizmatlit, 2007, 592 p. (In Russ.).
9. Evstigneev V. A., Kas’janov V. N. Tolkovyj slovar’ po teorii grafov v informatike i programmirovanii. Explanatory Dictionary of Graph Theory Terminology in Informatics and Programming. Novosibirsk, Nauka, 1999, 291 p. (In Russ.).
Review
For citations:
Pottosin Yu.V. Synthesis of combinational circuits by means of bi-decomposition of Boolean functions. Informatics. 2022;19(1):7-18. (In Russ.) https://doi.org/10.37661/1816-0301-2022-19-1-7-18