<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE article PUBLIC "-//NLM//DTD JATS (Z39.96) Journal Publishing DTD v1.3 20210610//EN" "JATS-journalpublishing1-3.dtd">
<article article-type="research-article" dtd-version="1.3" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xml:lang="ru"><front><journal-meta><journal-id journal-id-type="publisher-id">inform</journal-id><journal-title-group><journal-title xml:lang="ru">Информатика</journal-title><trans-title-group xml:lang="en"><trans-title>Informatics</trans-title></trans-title-group></journal-title-group><issn pub-type="ppub">1816-0301</issn><issn pub-type="epub">2617-6963</issn><publisher><publisher-name>UIIP NASB</publisher-name></publisher></journal-meta><article-meta><article-id custom-type="elpub" pub-id-type="custom">inform-55</article-id><article-categories><subj-group subj-group-type="heading"><subject>Research Article</subject></subj-group><subj-group subj-group-type="section-heading" xml:lang="ru"><subject>ИНФОРМАЦИОННЫЕ ТЕХНОЛОГИИ</subject></subj-group><subj-group subj-group-type="section-heading" xml:lang="en"><subject>INFORMATION TECHNOLOGY</subject></subj-group></article-categories><title-group><article-title>ПРОЕКТИРОВАНИЕ ЦИФРОВЫХ СИСТЕМ С ПОНИЖЕННЫМ ЭНЕРГОПОТРЕБЛЕНИЕМ С ПРИМЕНЕНИЕМ ТЕХНОЛОГИИ UPF-ОПИСАНИЯ ПОДСИСТЕМЫ ПИТАНИЯ</article-title><trans-title-group xml:lang="en"><trans-title>DESIGN OF LOW-POWER ELECTRONIC SYSTEMS USING UPF POWER INTENT SPECIFICATION TECHNOLOGY</trans-title></trans-title-group></title-group><contrib-group><contrib contrib-type="author" corresp="yes"><name-alternatives><name name-style="eastern" xml:lang="ru"><surname>Шашков</surname><given-names>А. С.</given-names></name><name name-style="western" xml:lang="en"><surname>Shashkov</surname><given-names>A. S.</given-names></name></name-alternatives><email xlink:type="simple">alexey.shashkov@gmail.com</email><xref ref-type="aff" rid="aff-1"/></contrib></contrib-group><aff xml:lang="ru" id="aff-1"><institution>Объединенный институт проблем информатики НАН Беларуси</institution><country>Belarus</country></aff><pub-date pub-type="collection"><year>2015</year></pub-date><pub-date pub-type="epub"><day>30</day><month>09</month><year>2016</year></pub-date><volume>0</volume><issue>3</issue><fpage>90</fpage><lpage>104</lpage><permissions><copyright-statement>Copyright &amp;#x00A9; Шашков А.С., 2016</copyright-statement><copyright-year>2016</copyright-year><copyright-holder xml:lang="ru">Шашков А.С.</copyright-holder><copyright-holder xml:lang="en">Shashkov A.S.</copyright-holder><license xml:lang="ru" license-type="creative-commons-attribution" xlink:href="https://creativecommons.org/licenses/by/4.0/" xlink:type="simple"><license-p>Данная работа распространяется под лицензией Creative Commons Attribution 4.0.</license-p></license><license xml:lang="en" license-type="creative-commons-attribution" xlink:href="https://creativecommons.org/licenses/by/4.0/" xlink:type="simple"><license-p>This work is licensed under a Creative Commons Attribution 4.0 License.</license-p></license></permissions><self-uri xlink:href="https://inf.grid.by/jour/article/view/55">https://inf.grid.by/jour/article/view/55</self-uri><abstract><p>В рамках проблемы проектирования энергетически эффективных цифровых систем приводятся различные методы понижения энергопотребления. Обосновывается необходимость дополнительных средств формального поведенческого описания доменной подсистемы питания. Рассматриваются элементы доменной подсистемы питания и этапы проектирования цифровой системы с учетом ее разделения на домены питания. Дается пример описания системы с применением формата UPF.</p></abstract><trans-abstract xml:lang="en"><p>In this review paper, the problem of the design of energy-efficient electronic systems is considered. Different energy-saving methods are presented. The necessity of additional tools of formal behavioral description of the power subsystem is explained. The elements of the power domain energy subsystem are explained, the design stages for the system with power domains are presented. Unified Power Format (UPF) is presented as a tool to describe power intent in a low- power system. An example system with the UPF-description is presented.</p></trans-abstract></article-meta></front><back><ref-list><title>References</title><ref id="cit1"><label>1</label><citation-alternatives><mixed-citation xml:lang="ru">A Practical Guide to Low-Power Design. User Experience with CPF [Electronic resource]. –</mixed-citation><mixed-citation xml:lang="en">A Practical Guide to Low-Power Design. User Experience with CPF [Electronic resource]. –</mixed-citation></citation-alternatives></ref><ref id="cit2"><label>2</label><citation-alternatives><mixed-citation xml:lang="ru">– Mode of access : http://www.si2.org/events_dir/2009/PowerForward/LowPowerGuide09232009/ pfi_lpg_chapters/lpg_sect1_06052009.pdf. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">– Mode of access : http://www.si2.org/events_dir/2009/PowerForward/LowPowerGuide09232009/ pfi_lpg_chapters/lpg_sect1_06052009.pdf. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit3"><label>3</label><citation-alternatives><mixed-citation xml:lang="ru">Low Power Methodology Manual: For System-on-Chip Design / D. Flynn [et al.]. – N.Y. : Springer, 2011. – 300 p.</mixed-citation><mixed-citation xml:lang="en">Low Power Methodology Manual: For System-on-Chip Design / D. Flynn [et al.]. – N.Y. : Springer, 2011. – 300 p.</mixed-citation></citation-alternatives></ref><ref id="cit4"><label>4</label><citation-alternatives><mixed-citation xml:lang="ru">Chadha, R. An ASIC Low Power Primer: Analysis, Techniques and Specification / R. Chadha, J. Bhasker. – N.Y. : Springer, 2015. – 232 p.4. Rabaey, J. Low Power Design Essentials / J. Rabaey. – N.Y. : Springer, 2009. – 288 p.</mixed-citation><mixed-citation xml:lang="en">Chadha, R. An ASIC Low Power Primer: Analysis, Techniques and Specification / R. Chadha, J. Bhasker. – N.Y. : Springer, 2015. – 232 p.4. Rabaey, J. Low Power Design Essentials / J. Rabaey. – N.Y. : Springer, 2009. – 288 p.</mixed-citation></citation-alternatives></ref><ref id="cit5"><label>5</label><citation-alternatives><mixed-citation xml:lang="ru">Рабаи, Ж.М. Цифровые интегральные схемы / Ж.М. Рабаи, А. Чандракасан, Б. Николич. – 2-е изд. – М. : Вильямс, 2007. – 912 с.</mixed-citation><mixed-citation xml:lang="en">Рабаи, Ж.М. Цифровые интегральные схемы / Ж.М. Рабаи, А. Чандракасан, Б. Николич. – 2-е изд. – М. : Вильямс, 2007. – 912 с.</mixed-citation></citation-alternatives></ref><ref id="cit6"><label>6</label><citation-alternatives><mixed-citation xml:lang="ru">Power-efficient System Design / P.R. Panda [et al.]. – N.Y. : Springer, 2011. – 253 p.</mixed-citation><mixed-citation xml:lang="en">Power-efficient System Design / P.R. Panda [et al.]. – N.Y. : Springer, 2011. – 253 p.</mixed-citation></citation-alternatives></ref><ref id="cit7"><label>7</label><citation-alternatives><mixed-citation xml:lang="ru">IEEE Standard VHDL Language Reference Manual. IEEE 1076 – 2002 [Electronic resource]. – 2002. – Mode of access : http://ieeexplore.ieee.org/servlet/opac?punumber=7863. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">IEEE Standard VHDL Language Reference Manual. IEEE 1076 – 2002 [Electronic resource]. – 2002. – Mode of access : http://ieeexplore.ieee.org/servlet/opac?punumber=7863. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit8"><label>8</label><citation-alternatives><mixed-citation xml:lang="ru">IEEE Standard for SystemVerilog: Unified Hardware Design, Specification, and Verification Language. IEEE 1800 – 2012 [Electronic resource]. – 2012. – Mode of access : http://standards.ieee. org/findstds/standard/1800-2012.html. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">IEEE Standard for SystemVerilog: Unified Hardware Design, Specification, and Verification Language. IEEE 1800 – 2012 [Electronic resource]. – 2012. – Mode of access : http://standards.ieee. org/findstds/standard/1800-2012.html. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit9"><label>9</label><citation-alternatives><mixed-citation xml:lang="ru">Low Power Verification Methodology Using UPF / F. Bembaron [et al.] // DVCon 2011 [Electronic resource]. – 2011. – Mode of access : http://2011.dvcon.org/file/11.3_Paper.pdf. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">Low Power Verification Methodology Using UPF / F. Bembaron [et al.] // DVCon 2011 [Electronic resource]. – 2011. – Mode of access : http://2011.dvcon.org/file/11.3_Paper.pdf. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit10"><label>10</label><citation-alternatives><mixed-citation xml:lang="ru">Marschner, E. Power Aware Verification / E. Marschner, C. Seeley // Mentor Graphics Verification Academy [Electronic resource]. – 2013. – Mode of access : https://verificationacademy. com/courses/power–aware–verification. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">Marschner, E. Power Aware Verification / E. Marschner, C. Seeley // Mentor Graphics Verification Academy [Electronic resource]. – 2013. – Mode of access : https://verificationacademy. com/courses/power–aware–verification. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit11"><label>11</label><citation-alternatives><mixed-citation xml:lang="ru">Unified Power Format (UPF) Standard. Version 1.0 [Electronic resource]. – 2007. – Mode of access : http://citeseerx.ist.psu.edu/viewdoc/download;jsessionid=B47D579C08C9E70D33FF5F2 A9DA15DEC?doi=10.1.1.133.6194&amp;rep=rep1&amp;type=pdf. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">Unified Power Format (UPF) Standard. Version 1.0 [Electronic resource]. – 2007. – Mode of access : http://citeseerx.ist.psu.edu/viewdoc/download;jsessionid=B47D579C08C9E70D33FF5F2 A9DA15DEC?doi=10.1.1.133.6194&amp;rep=rep1&amp;type=pdf. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit12"><label>12</label><citation-alternatives><mixed-citation xml:lang="ru">IEEE Standard for Design and Verification of Low Power Integrated Circuits: IEEE Std 1801 – 2009 [Electronic resource]. – 2009. – Mode of access : http://ieeexplore.ieee.org/xpl/ mostRecentIssue.jsp?reload=true&amp;punumber=4809843. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">IEEE Standard for Design and Verification of Low Power Integrated Circuits: IEEE Std 1801 – 2009 [Electronic resource]. – 2009. – Mode of access : http://ieeexplore.ieee.org/xpl/ mostRecentIssue.jsp?reload=true&amp;punumber=4809843. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit13"><label>13</label><citation-alternatives><mixed-citation xml:lang="ru">IEEE Standard for Design and Verification of Low Power Integrated Circuits: IEEE Std 1801 – 2013 [Electronic resource]. – 2013. – Mode of access : http://standards.ieee.org/getieee/1801/ download/1801–2013.pdf. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">IEEE Standard for Design and Verification of Low Power Integrated Circuits: IEEE Std 1801 – 2013 [Electronic resource]. – 2013. – Mode of access : http://standards.ieee.org/getieee/1801/ download/1801–2013.pdf. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit14"><label>14</label><citation-alternatives><mixed-citation xml:lang="ru">Verification Methodology Manual for Low Power / S. Jadcherla [et al.]. – N. Y. : Springer, 2011. – 226 p.</mixed-citation><mixed-citation xml:lang="en">Verification Methodology Manual for Low Power / S. Jadcherla [et al.]. – N. Y. : Springer, 2011. – 226 p.</mixed-citation></citation-alternatives></ref><ref id="cit15"><label>15</label><citation-alternatives><mixed-citation xml:lang="ru">Tcl/Tk Documentation // Tcl Developer Xchange [Electronic resource]. – 2015. – Режим доступа : http://www.tcl.tk/doc/. – Дата доступа : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">Tcl/Tk Documentation // Tcl Developer Xchange [Electronic resource]. – 2015. – Режим доступа : http://www.tcl.tk/doc/. – Дата доступа : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit16"><label>16</label><citation-alternatives><mixed-citation xml:lang="ru">Si2 Common Power Format (CPF) // Si2 [Electronic resource]. – 2009. – Mode of access : http://www.si2.org/openeda.si2.org/project/showfiles.php?group_id=51. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">Si2 Common Power Format (CPF) // Si2 [Electronic resource]. – 2009. – Mode of access : http://www.si2.org/openeda.si2.org/project/showfiles.php?group_id=51. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit17"><label>17</label><citation-alternatives><mixed-citation xml:lang="ru">Power Intent Formats: Light at the End of the Tunnel? / S. Dobre [et al.] // EETimes [Electronic resource]. – 2012. – Mode of access : http://www.eetimes.com/document.asp? doc_ id=1279413. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">Power Intent Formats: Light at the End of the Tunnel? / S. Dobre [et al.] // EETimes [Electronic resource]. – 2012. – Mode of access : http://www.eetimes.com/document.asp? doc_ id=1279413. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit18"><label>18</label><citation-alternatives><mixed-citation xml:lang="ru">Questa Advanced Simulator [Electronic resource]. – 2015. – Mode of access : http://www.mentor.com/products/fv/questa/. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">Questa Advanced Simulator [Electronic resource]. – 2015. – Mode of access : http://www.mentor.com/products/fv/questa/. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit19"><label>19</label><citation-alternatives><mixed-citation xml:lang="ru">UPF Demo Project [Electronic resource]. – 2015. – Mode of access : https://www.dropbox.com/s/ogty44li1w67pxz/upf_demo.zip?dl=0. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">UPF Demo Project [Electronic resource]. – 2015. – Mode of access : https://www.dropbox.com/s/ogty44li1w67pxz/upf_demo.zip?dl=0. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref><ref id="cit20"><label>20</label><citation-alternatives><mixed-citation xml:lang="ru">Power Aware Simulation User’s Manual. Questa SIM. Software Version 10.2c [Electronic resource]. – 2013. – Mode of access : https://www.dropbox.com/s/r43dfuqkgada6r9/questa_sim_pa. pdf?dl=0. – Date of access : 19.03.2015.</mixed-citation><mixed-citation xml:lang="en">Power Aware Simulation User’s Manual. Questa SIM. Software Version 10.2c [Electronic resource]. – 2013. – Mode of access : https://www.dropbox.com/s/r43dfuqkgada6r9/questa_sim_pa. pdf?dl=0. – Date of access : 19.03.2015.</mixed-citation></citation-alternatives></ref></ref-list><fn-group><fn fn-type="conflict"><p>The authors declare that there are no conflicts of interest present.</p></fn></fn-group></back></article>
