<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE article PUBLIC "-//NLM//DTD JATS (Z39.96) Journal Publishing DTD v1.3 20210610//EN" "JATS-journalpublishing1-3.dtd">
<article article-type="research-article" dtd-version="1.3" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xml:lang="ru"><front><journal-meta><journal-id journal-id-type="publisher-id">inform</journal-id><journal-title-group><journal-title xml:lang="ru">Информатика</journal-title><trans-title-group xml:lang="en"><trans-title>Informatics</trans-title></trans-title-group></journal-title-group><issn pub-type="ppub">1816-0301</issn><issn pub-type="epub">2617-6963</issn><publisher><publisher-name>UIIP NASB</publisher-name></publisher></journal-meta><article-meta><article-id custom-type="elpub" pub-id-type="custom">inform-199</article-id><article-categories><subj-group subj-group-type="heading"><subject>Research Article</subject></subj-group><subj-group subj-group-type="section-heading" xml:lang="ru"><subject>ЛОГИЧЕСКОЕ ПРОЕКТИРОВАНИЕ</subject></subj-group><subj-group subj-group-type="section-heading" xml:lang="en"><subject>LOGICAL DESIGN</subject></subj-group></article-categories><title-group><article-title>МЕТОД УВЕЛИЧЕНИЯ СТАБИЛЬНОСТИ ФИЗИЧЕСКИ НЕКЛОНИРУЕМОЙ ФУНКЦИИ ТИПА «АРБИТР»</article-title><trans-title-group xml:lang="en"><trans-title>RELIABILITY ENHANCEMENT METHOD FOR «ARBITER» PHYSICALLY UNCLONABLE FUNCTION</trans-title></trans-title-group></title-group><contrib-group><contrib contrib-type="author" corresp="yes"><name-alternatives><name name-style="eastern" xml:lang="ru"><surname>Клыбик</surname><given-names>В. П.</given-names></name><name name-style="western" xml:lang="en"><surname>Klybik</surname><given-names>V. P.</given-names></name></name-alternatives><bio xml:lang="ru"><p>Минск, ул. П. Бровки, 6 </p></bio><email xlink:type="simple">klybik@bsuir.by</email><xref ref-type="aff" rid="aff-1"/></contrib><contrib contrib-type="author" corresp="yes"><name-alternatives><name name-style="eastern" xml:lang="ru"><surname>Заливако</surname><given-names>С. С.</given-names></name><name name-style="western" xml:lang="en"><surname>Zalivaka</surname><given-names>S. S.</given-names></name></name-alternatives><bio xml:lang="ru"><p>Минск, ул. П. Бровки, 6 </p></bio><email xlink:type="simple">zalivako@bsuir.by</email><xref ref-type="aff" rid="aff-1"/></contrib><contrib contrib-type="author" corresp="yes"><name-alternatives><name name-style="eastern" xml:lang="ru"><surname>Иванюк</surname><given-names>А. А.</given-names></name><name name-style="western" xml:lang="en"><surname>Ivaniuk</surname><given-names>A. A.</given-names></name></name-alternatives><bio xml:lang="ru"><p>Минск, ул. П. Бровки, 6 </p></bio><email xlink:type="simple">ivaniuk@bsuir.by</email><xref ref-type="aff" rid="aff-1"/></contrib></contrib-group><aff xml:lang="ru" id="aff-1"><institution>Белорусский государственный университет информатики и радиоэлектроники</institution><country>Belarus</country></aff><pub-date pub-type="collection"><year>2017</year></pub-date><pub-date pub-type="epub"><day>28</day><month>03</month><year>2017</year></pub-date><volume>0</volume><issue>1(53)</issue><fpage>31</fpage><lpage>43</lpage><permissions><copyright-statement>Copyright &amp;#x00A9; Клыбик В.П., Заливако С.С., Иванюк А.А., 2017</copyright-statement><copyright-year>2017</copyright-year><copyright-holder xml:lang="ru">Клыбик В.П., Заливако С.С., Иванюк А.А.</copyright-holder><copyright-holder xml:lang="en">Klybik V.P., Zalivaka S.S., Ivaniuk A.A.</copyright-holder><license xml:lang="ru" license-type="creative-commons-attribution" xlink:href="https://creativecommons.org/licenses/by/4.0/" xlink:type="simple"><license-p>Данная работа распространяется под лицензией Creative Commons Attribution 4.0.</license-p></license><license xml:lang="en" license-type="creative-commons-attribution" xlink:href="https://creativecommons.org/licenses/by/4.0/" xlink:type="simple"><license-p>This work is licensed under a Creative Commons Attribution 4.0 License.</license-p></license></permissions><self-uri xlink:href="https://inf.grid.by/jour/article/view/199">https://inf.grid.by/jour/article/view/199</self-uri><abstract><p>Предлагается метод повышения стабильности физически неклонируемой функции типа «арбитр» без увеличения затрат на аппаратное обеспечение и значительного роста времени получения ответа. Предлагается развернутая параметрическая модель формирования временной разницы тестового сигнала на входах арбитра. Проводится проверка метода на реальных устройствах программируемой логики.</p></abstract><trans-abstract xml:lang="en"><p>The paper presents a reliability enhancement method for an arbiter physically unclonable function (A-PUF). The proposed technique has reasonable challenge-response generation time and does not cause additional hardware overheads. A time difference of a test pulse delay has been used as a basis for A-PUF parametric model development. The proposed approach has been verified on a real programmable logic device.</p></trans-abstract></article-meta></front><back><ref-list><title>References</title><ref id="cit1"><label>1</label><citation-alternatives><mixed-citation xml:lang="ru">Pentium III Serial Numbers [Electronic resource]. – Mechler Enterprises, LLC., 2001. – Mode of access : http://www.pcmech.com/article/pentium-iii-serial-numbers. – Date of access : 30.05.2016.</mixed-citation><mixed-citation xml:lang="en">Pentium III Serial Numbers [Electronic resource]. – Mechler Enterprises, LLC., 2001. – Mode of access : http://www.pcmech.com/article/pentium-iii-serial-numbers. – Date of access : 30.05.2016.</mixed-citation></citation-alternatives></ref><ref id="cit2"><label>2</label><citation-alternatives><mixed-citation xml:lang="ru">Silicon physical random functions / B. Gassend [et al.] // ACM Conf. on Comp. and Comm. Security (CCS’02), N. Y., USA, November 18–22, 2002 / ACM N. Y. – N. Y., 2002. – P. 148–160.</mixed-citation><mixed-citation xml:lang="en">Silicon physical random functions / B. Gassend [et al.] // ACM Conf. on Comp. and Comm. Security (CCS’02), N. Y., USA, November 18–22, 2002 / ACM N. Y. – N. Y., 2002. – P. 148–160.</mixed-citation></citation-alternatives></ref><ref id="cit3"><label>3</label><citation-alternatives><mixed-citation xml:lang="ru">Koushanfar, F. Intellectual property metering / F. Koushanfar, G. Qu, M. Potkonjak // 4th Intern. Workshop Information Hiding (IH’01), Pittsburg, USA, April 25–27, 2001. – Pittsburg, 2001. – P. 81–95.</mixed-citation><mixed-citation xml:lang="en">Koushanfar, F. Intellectual property metering / F. Koushanfar, G. Qu, M. Potkonjak // 4th Intern. Workshop Information Hiding (IH’01), Pittsburg, USA, April 25–27, 2001. – Pittsburg, 2001. – P. 81–95.</mixed-citation></citation-alternatives></ref><ref id="cit4"><label>4</label><citation-alternatives><mixed-citation xml:lang="ru">Koushanfar, F. Hardware Metering / F. Koushanfar, G. Qu // Proc. IEEE Design Automation Conf. (DAC’01), Scottsdale, USA, June 18–22, 2001 / ACM N. Y. – Scottsdale, 2001. – P. 490–493.</mixed-citation><mixed-citation xml:lang="en">Koushanfar, F. Hardware Metering / F. Koushanfar, G. Qu // Proc. IEEE Design Automation Conf. (DAC’01), Scottsdale, USA, June 18–22, 2001 / ACM N. Y. – Scottsdale, 2001. – P. 490–493.</mixed-citation></citation-alternatives></ref><ref id="cit5"><label>5</label><citation-alternatives><mixed-citation xml:lang="ru">Qu, G. Fingerprinting intellectual property using constraint-addition / G. Qu, M. Potkonjak // Proc. IEEE Design Automation Conf. (DAC’00), Los-Angeles, USA, June 5–9, 2000 / ACM, N. Y. – Los-Angeles, 2000. – P. 587–592.</mixed-citation><mixed-citation xml:lang="en">Qu, G. Fingerprinting intellectual property using constraint-addition / G. Qu, M. Potkonjak // Proc. IEEE Design Automation Conf. (DAC’00), Los-Angeles, USA, June 5–9, 2000 / ACM, N. Y. – Los-Angeles, 2000. – P. 587–592.</mixed-citation></citation-alternatives></ref><ref id="cit6"><label>6</label><citation-alternatives><mixed-citation xml:lang="ru">A blind dynamic fingerprinting technique for sequential circuit intellectual property protection / C.-H. Chang [et al.] // IEEE Trans. Comput.-Aided Design of Integrated Circuits and Syst. – 2014. – Vol. 33, no. 1. – P. 76–89.</mixed-citation><mixed-citation xml:lang="en">A blind dynamic fingerprinting technique for sequential circuit intellectual property protection / C.-H. Chang [et al.] // IEEE Trans. Comput.-Aided Design of Integrated Circuits and Syst. – 2014. – Vol. 33, no. 1. – P. 76–89.</mixed-citation></citation-alternatives></ref><ref id="cit7"><label>7</label><citation-alternatives><mixed-citation xml:lang="ru">Koushanfar, F. Provably secure active IC metering techniques for piracy avoidance and digital rights management / F. Koushanfar // IEEE Trans. Inf. Forensics and Security. – 2011. – Vol. 7, no. 1. – P. 51–63.</mixed-citation><mixed-citation xml:lang="en">Koushanfar, F. Provably secure active IC metering techniques for piracy avoidance and digital rights management / F. Koushanfar // IEEE Trans. Inf. Forensics and Security. – 2011. – Vol. 7, no. 1. – P. 51–63.</mixed-citation></citation-alternatives></ref><ref id="cit8"><label>8</label><citation-alternatives><mixed-citation xml:lang="ru">Ending piracy of integrated circuits / J. Roy [et al.] // Computer. – 2010. – Vol. 43, no. 10. – P. 30–38.</mixed-citation><mixed-citation xml:lang="en">Ending piracy of integrated circuits / J. Roy [et al.] // Computer. – 2010. – Vol. 43, no. 10. – P. 30–38.</mixed-citation></citation-alternatives></ref><ref id="cit9"><label>9</label><citation-alternatives><mixed-citation xml:lang="ru">Architecture and Design Flow for a Highly Efficient Structured ASIC / H. Man-Ho [et al.] // IEEE Transactions on VLSI Systems. – 2012. – Vol. 21, iss. 3. – P. 424 – 433.</mixed-citation><mixed-citation xml:lang="en">Architecture and Design Flow for a Highly Efficient Structured ASIC / H. Man-Ho [et al.] // IEEE Transactions on VLSI Systems. – 2012. – Vol. 21, iss. 3. – P. 424 – 433.</mixed-citation></citation-alternatives></ref><ref id="cit10"><label>10</label><citation-alternatives><mixed-citation xml:lang="ru">A technique to build a secret key in integrated circuits for identification and authentication applications / J.W. Lee [et al.] // Intern. Symp. VLSI Circuits (VLSI'04), Honolulu, USA, June 15–19, 2004. – Honolulu, 2004. – P. 176–179.</mixed-citation><mixed-citation xml:lang="en">A technique to build a secret key in integrated circuits for identification and authentication applications / J.W. Lee [et al.] // Intern. Symp. VLSI Circuits (VLSI'04), Honolulu, USA, June 15–19, 2004. – Honolulu, 2004. – P. 176–179.</mixed-citation></citation-alternatives></ref><ref id="cit11"><label>11</label><citation-alternatives><mixed-citation xml:lang="ru">Readproof hardware from protective coatings / P. Tuyls [et al.] // Cryptographic Hardware and Embedded Systems (CHES'06), Yokohama, Japan, October 10–13, 2006 / Springer, N. Y. – Yokohama, 2006. – P. 369–383.</mixed-citation><mixed-citation xml:lang="en">Readproof hardware from protective coatings / P. Tuyls [et al.] // Cryptographic Hardware and Embedded Systems (CHES'06), Yokohama, Japan, October 10–13, 2006 / Springer, N. Y. – Yokohama, 2006. – P. 369–383.</mixed-citation></citation-alternatives></ref><ref id="cit12"><label>12</label><citation-alternatives><mixed-citation xml:lang="ru">Holcomb, D.E. Initial SRAM state as a fingerprint and source of true random numbers for RFID tags / D.E. Holcomb, W.P. Burleson, K. Fu // Conf. RFID Security, Malaga, Spain, July 11–13, 2007 / University of Malaga, Spain. – Malaga, 2007. – P. 1–2.</mixed-citation><mixed-citation xml:lang="en">Holcomb, D.E. Initial SRAM state as a fingerprint and source of true random numbers for RFID tags / D.E. Holcomb, W.P. Burleson, K. Fu // Conf. RFID Security, Malaga, Spain, July 11–13, 2007 / University of Malaga, Spain. – Malaga, 2007. – P. 1–2.</mixed-citation></citation-alternatives></ref><ref id="cit13"><label>13</label><citation-alternatives><mixed-citation xml:lang="ru">The butterfly PUF protecting IP on every FPGA / S.S. Kumar [et al.] // Proc. Intern. Workshop Hardware-Oriented Security and Trust (HOST'08), Anaheim, USA, June 8–10, 2008. – Anaheim, 2008. – P. 67–70.</mixed-citation><mixed-citation xml:lang="en">The butterfly PUF protecting IP on every FPGA / S.S. Kumar [et al.] // Proc. Intern. Workshop Hardware-Oriented Security and Trust (HOST'08), Anaheim, USA, June 8–10, 2008. – Anaheim, 2008. – P. 67–70.</mixed-citation></citation-alternatives></ref><ref id="cit14"><label>14</label><citation-alternatives><mixed-citation xml:lang="ru">Uniqueness enhancement of PUF responses based on the locations of random outputting RS latches / D. Yamamoto [et al.] // Cryptographic Hardware and Embedded Systems (CHES'11), Nara, Japan, September 28 – October 1, 2011. – Nara, 2011. – P. 390–406.</mixed-citation><mixed-citation xml:lang="en">Uniqueness enhancement of PUF responses based on the locations of random outputting RS latches / D. Yamamoto [et al.] // Cryptographic Hardware and Embedded Systems (CHES'11), Nara, Japan, September 28 – October 1, 2011. – Nara, 2011. – P. 390–406.</mixed-citation></citation-alternatives></ref><ref id="cit15"><label>15</label><citation-alternatives><mixed-citation xml:lang="ru">Ярмолик, В.Н. Физически неклонируемые функции / В.Н. Ярмолик, Ю.Г. Вашинко // Информатика. – 2011. – № 2. – С. 92–103.</mixed-citation><mixed-citation xml:lang="en">Ярмолик, В.Н. Физически неклонируемые функции / В.Н. Ярмолик, Ю.Г. Вашинко // Информатика. – 2011. – № 2. – С. 92–103.</mixed-citation></citation-alternatives></ref><ref id="cit16"><label>16</label><citation-alternatives><mixed-citation xml:lang="ru">CMOS image sensor based physical unclonable function for coherent sensor-level authentication / Y. Cao [et al.] // IEEE Trans. Circuits and Systems I: Regular Papers. – 2015. – Vol. 62, no. 11. – P. 2629–2640.</mixed-citation><mixed-citation xml:lang="en">CMOS image sensor based physical unclonable function for coherent sensor-level authentication / Y. Cao [et al.] // IEEE Trans. Circuits and Systems I: Regular Papers. – 2015. – Vol. 62, no. 11. – P. 2629–2640.</mixed-citation></citation-alternatives></ref><ref id="cit17"><label>17</label><citation-alternatives><mixed-citation xml:lang="ru">Ozturk, E. Physical unclonable function with tristate buffers / E. Ozturk, G. Hammouri, B. Sunar // Proc. Intern. Symp. on Circ. and Syst. (ISCAS’08), Seattle, USA, May 18–21, 2008. – Seattle, 2008. – P. 3194–3197.</mixed-citation><mixed-citation xml:lang="en">Ozturk, E. Physical unclonable function with tristate buffers / E. Ozturk, G. Hammouri, B. Sunar // Proc. Intern. Symp. on Circ. and Syst. (ISCAS’08), Seattle, USA, May 18–21, 2008. – Seattle, 2008. – P. 3194–3197.</mixed-citation></citation-alternatives></ref><ref id="cit18"><label>18</label><citation-alternatives><mixed-citation xml:lang="ru">Multi-valued arbiters for quality enhancement of PUF responses on FPGA implementation / S.S. Zalivaka [et al.] // Special Session on Cyber-Physical Systems and Security, in Proc. 21st IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC 2016), Macao, China, 26–28 Jan., 2016. – Macao, 2016. – P. 533–538.</mixed-citation><mixed-citation xml:lang="en">Multi-valued arbiters for quality enhancement of PUF responses on FPGA implementation / S.S. Zalivaka [et al.] // Special Session on Cyber-Physical Systems and Security, in Proc. 21st IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC 2016), Macao, China, 26–28 Jan., 2016. – Macao, 2016. – P. 533–538.</mixed-citation></citation-alternatives></ref><ref id="cit19"><label>19</label><citation-alternatives><mixed-citation xml:lang="ru">Клыбик, В.П. Применение физически неклонируемой функции типа арбитр для решения задачи идентификации цифровых устройств / В.П. Клыбик, А.А. Иванюк // Автоматика и вычислительная техника. – 2015. – № 3(49). – С. 24–34.</mixed-citation><mixed-citation xml:lang="en">Клыбик, В.П. Применение физически неклонируемой функции типа арбитр для решения задачи идентификации цифровых устройств / В.П. Клыбик, А.А. Иванюк // Автоматика и вычислительная техника. – 2015. – № 3(49). – С. 24–34.</mixed-citation></citation-alternatives></ref><ref id="cit20"><label>20</label><citation-alternatives><mixed-citation xml:lang="ru">Иванюк, А.А. Использование физически неклонируемых функций типа «арбитр» для идентификации встроенных систем на базе ПЛИС / А.А. Иванюк // Информационные технологии и системы 2011 (ИТС 2011) : материалы Междунар. науч. конф., БГУИР, Минск, Беларусь, 26 окт. 2011 г. / редкол. : Л.Ю. Шилин [и др]. – Минск : БГУИР, 2011. – С. 270–271.</mixed-citation><mixed-citation xml:lang="en">Иванюк, А.А. Использование физически неклонируемых функций типа «арбитр» для идентификации встроенных систем на базе ПЛИС / А.А. Иванюк // Информационные технологии и системы 2011 (ИТС 2011) : материалы Междунар. науч. конф., БГУИР, Минск, Беларусь, 26 окт. 2011 г. / редкол. : Л.Ю. Шилин [и др]. – Минск : БГУИР, 2011. – С. 270–271.</mixed-citation></citation-alternatives></ref><ref id="cit21"><label>21</label><citation-alternatives><mixed-citation xml:lang="ru">1076-2008 – IEEE Standard VHDL Language Reference Manual [Electronic resource]. – IEEE., Jan. 2009. – Mode of access : http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber =4772740&amp;filter=AND(p_Publication_Number:4772738). – Date of access : 30.05.2016.</mixed-citation><mixed-citation xml:lang="en">1076-2008 – IEEE Standard VHDL Language Reference Manual [Electronic resource]. – IEEE., Jan. 2009. – Mode of access : http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber =4772740&amp;filter=AND(p_Publication_Number:4772738). – Date of access : 30.05.2016.</mixed-citation></citation-alternatives></ref><ref id="cit22"><label>22</label><citation-alternatives><mixed-citation xml:lang="ru">Maes, R. PUFKY: A Fully Functional PUF-Based Cryptographic Key Generator / R. Maes, A. van Herrewege, I. Verbauwhede // Cryptographic Hardware and Embedded Systems (CHES'12), Leuven, Belgium, September 9–12, 2012. – Leuven, 2012. – P. 302–319.</mixed-citation><mixed-citation xml:lang="en">Maes, R. PUFKY: A Fully Functional PUF-Based Cryptographic Key Generator / R. Maes, A. van Herrewege, I. Verbauwhede // Cryptographic Hardware and Embedded Systems (CHES'12), Leuven, Belgium, September 9–12, 2012. – Leuven, 2012. – P. 302–319.</mixed-citation></citation-alternatives></ref><ref id="cit23"><label>23</label><citation-alternatives><mixed-citation xml:lang="ru">Иванюк, А.А. Аппаратная реализация алгоритма идентификации ПЛИС на основе физически неклонируемых функций / А.А. Иванюк // Информационные технологии и системы 2013 (ИТС 2013) : материалы Междунар. науч. конф., БГУИР, Минск, Беларусь, 23 окт. 2013 г. / редкол. : Л.Ю. Шилин [и др]. – Минск : БГУИР, 2013. – С. 184–271.</mixed-citation><mixed-citation xml:lang="en">Иванюк, А.А. Аппаратная реализация алгоритма идентификации ПЛИС на основе физически неклонируемых функций / А.А. Иванюк // Информационные технологии и системы 2013 (ИТС 2013) : материалы Междунар. науч. конф., БГУИР, Минск, Беларусь, 23 окт. 2013 г. / редкол. : Л.Ю. Шилин [и др]. – Минск : БГУИР, 2013. – С. 184–271.</mixed-citation></citation-alternatives></ref><ref id="cit24"><label>24</label><citation-alternatives><mixed-citation xml:lang="ru">Zynq-7000 All Programmable SoC Overview (DS190) – Xilinx [Electronic resource]. – Xilinx, Inc., 2012. – Mode of access : http://www.xilinx.com/support/documentation/data_sheets/ds190- Zynq-7000-Overview.pdf. – Date of access : 30.05.2016.</mixed-citation><mixed-citation xml:lang="en">Zynq-7000 All Programmable SoC Overview (DS190) – Xilinx [Electronic resource]. – Xilinx, Inc., 2012. – Mode of access : http://www.xilinx.com/support/documentation/data_sheets/ds190- Zynq-7000-Overview.pdf. – Date of access : 30.05.2016.</mixed-citation></citation-alternatives></ref></ref-list><fn-group><fn fn-type="conflict"><p>The authors declare that there are no conflicts of interest present.</p></fn></fn-group></back></article>
