<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE article PUBLIC "-//NLM//DTD JATS (Z39.96) Journal Publishing DTD v1.3 20210610//EN" "JATS-journalpublishing1-3.dtd">
<article article-type="research-article" dtd-version="1.3" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xml:lang="ru"><front><journal-meta><journal-id journal-id-type="publisher-id">inform</journal-id><journal-title-group><journal-title xml:lang="ru">Информатика</journal-title><trans-title-group xml:lang="en"><trans-title>Informatics</trans-title></trans-title-group></journal-title-group><issn pub-type="ppub">1816-0301</issn><issn pub-type="epub">2617-6963</issn><publisher><publisher-name>UIIP NASB</publisher-name></publisher></journal-meta><article-meta><article-id pub-id-type="doi">10.37661/1816-0301-2021-19-1-32-49</article-id><article-id custom-type="elpub" pub-id-type="custom">inform-1180</article-id><article-categories><subj-group subj-group-type="heading"><subject>Research Article</subject></subj-group><subj-group subj-group-type="section-heading" xml:lang="ru"><subject>ЗАЩИТА ИНФОРМАЦИИ И НАДЕЖНОСТЬ СИСТЕМ</subject></subj-group><subj-group subj-group-type="section-heading" xml:lang="en"><subject>INFORMATION PROTECTION AND SYSTEM RELIABILITY</subject></subj-group></article-categories><title-group><article-title>Физически неклонируемые функции с управляемой задержкой распространения сигналов</article-title><trans-title-group xml:lang="en"><trans-title>Physically unclonable functions with controlled propagation delay</trans-title></trans-title-group></title-group><contrib-group><contrib contrib-type="author" corresp="yes"><name-alternatives><name name-style="eastern" xml:lang="ru"><surname>Ярмолик</surname><given-names>В. Н.</given-names></name><name name-style="western" xml:lang="en"><surname>Yarmolik</surname><given-names>V. N.</given-names></name></name-alternatives><bio xml:lang="ru"><p>Ярмолик Вячеслав Николаевич - доктор технических наук, профессор.</p><p>ул. П. Бровки, 6, Минск, 220013.</p></bio><bio xml:lang="en"><p>Vyacheslav N. Yarmolik - D. Sc. (Eng.), Professor, Belarusian State University of Informatics and Radioelectronics.</p><p>Brovki st., 6, Minsk, 220013.</p></bio><email xlink:type="simple">yarmolik10ru@yahoo.com</email><xref ref-type="aff" rid="aff-1"/></contrib><contrib contrib-type="author" corresp="yes"><name-alternatives><name name-style="eastern" xml:lang="ru"><surname>Иванюк</surname><given-names>А. А.</given-names></name><name name-style="western" xml:lang="en"><surname>Ivaniuk</surname><given-names>A. A.</given-names></name></name-alternatives><bio xml:lang="ru"><p>Иванюк Александр Александрович - доктор технических наук, доцент, профессор кафедры информатика и  заведующий  совместной  учебной  лабораторией SK Hynix Memory Solutions Eastern Europe.</p><p>ул. П. Бровки, 6, Минск, 220013.</p></bio><bio xml:lang="en"><p>Alexander A. Ivaniuk - D. Sc. (Eng.), Assoc. Prof., Professor of Comp. Sci. Department, Head of the Joint Educational Laboratory "SK Hynix Memory Solutions Eastern Europe", Belarusian State University of Informatics and Radioelectronics.</p><p>Brovki st., 6, Minsk, 220013.</p></bio><email xlink:type="simple">ivaniuk@bsuir.by</email><xref ref-type="aff" rid="aff-1"/></contrib><contrib contrib-type="author" corresp="yes"><name-alternatives><name name-style="eastern" xml:lang="ru"><surname>Шинкевич</surname><given-names>Н. Н.</given-names></name><name name-style="western" xml:lang="en"><surname>Shynkevich</surname><given-names>N. N.</given-names></name></name-alternatives><bio xml:lang="ru"><p>Шинкевич Наталья Николаевна – аспирант.</p><p>ул. П. Бровки, 6, Минск, 220013.</p></bio><bio xml:lang="en"><p>Natallia  N.  Shynkevich - Graduate  Student, Belarusian State University of Informatics and Radioelectronics.</p><p>Brovki st., 6, Minsk, 220013.</p></bio><email xlink:type="simple">nn5h@yahoo.com</email><xref ref-type="aff" rid="aff-1"/></contrib></contrib-group><aff-alternatives id="aff-1"><aff xml:lang="ru"><institution>Белорусский государственный университет информатики и радиоэлектроники</institution></aff><aff xml:lang="en"><institution>Belarusian State University of Informatics and Radioelectronics</institution></aff></aff-alternatives><pub-date pub-type="collection"><year>2022</year></pub-date><pub-date pub-type="epub"><day>16</day><month>02</month><year>2022</year></pub-date><volume>19</volume><issue>1</issue><fpage>32</fpage><lpage>49</lpage><permissions><copyright-statement>Copyright &amp;#x00A9; Ярмолик В.Н., Иванюк А.А., Шинкевич Н.Н., 2022</copyright-statement><copyright-year>2022</copyright-year><copyright-holder xml:lang="ru">Ярмолик В.Н., Иванюк А.А., Шинкевич Н.Н.</copyright-holder><copyright-holder xml:lang="en">Yarmolik V.N., Ivaniuk A.A., Shynkevich N.N.</copyright-holder><license xml:lang="ru" license-type="creative-commons-attribution" xlink:href="https://creativecommons.org/licenses/by/4.0/" xlink:type="simple"><license-p>Данная работа распространяется под лицензией Creative Commons Attribution 4.0.</license-p></license><license xml:lang="en" license-type="creative-commons-attribution" xlink:href="https://creativecommons.org/licenses/by/4.0/" xlink:type="simple"><license-p>This work is licensed under a Creative Commons Attribution 4.0 License.</license-p></license></permissions><self-uri xlink:href="https://inf.grid.by/jour/article/view/1180">https://inf.grid.by/jour/article/view/1180</self-uri><abstract><sec><title>Ц е л и</title><p>Ц е л и. Решается задача построения нового класса физически неклонируемых функций (ФНФ), обеспечивающих управление задержкой распространения сигнала через элементы, которые расположены на пути его распространения. Актуальность такого исследования связана с активным развитием физической криптографии. В работе преследуются следующие цели: построение базовых элементов ФНФ и их модификаций, разработка методики построения управляемых кольцевых осцилляторов на базе элементов XOR и управляемых кольцевых осцилляторов, основанных на многовходовом переключении сигнала.</p></sec><sec><title>М е то д ы</title><p>М е то д ы . Используются методы синтеза и анализа цифровых устройств, в том числе на программируемых логических интегральных схемах, основы булевой алгебры и схемотехники.</p></sec><sec><title>Р е з у л ь т а т ы</title><p>Р е з у л ь т а т ы .  Показано, что комбинированные ФНФ, основанные на RS-триггерах, реализуют идею управления задержкой сигнала за счет выбора пути, который представляет собой последовательно подключенные элементы, выбранные в соответствии с запросом ФНФ. Разработана методика построения ФНФ с управляемой задержкой через каждый элемент пути. Исследованы особенности и свойства ФНФ с управляемой задержкой сигналов типа кольцевого осциллятора и показаны возможные решения для случая двухразрядных входных запросов. Предложен базовый элемент и его модификации для построения новых структур ФНФ, основанных на управлении задержкой распространения сигнала. Показано, что задержка сигнала через базовый элемент, представляющий собой многовходовый элемент XOR, зависит не только от количества входов, на которые подается активный входной сигнал, но и от фиксированного значения 0 либо 1 на остальных его входах. Приведена новая структура ФНФ – управляемый кольцевой осциллятор, рассматриваются его реализации для случая управления за счет задания количества входов, на которых изменяется активный входной сигнал.</p></sec><sec><title>З а к л ю ч е н и е</title><p>З а к л ю ч е н и е . Предложенный подход к построению физически неклонируемых функций, основанный на управлении задержкой сигналов через логические элементы, показал свою работоспособность и перспективность. Экспериментально подтвержден эффект влияния на задержки распространения сигналов через логический элемент количества его входов, на которых изменяются входные сигналы, приводящие к изменению выходного сигнала. Перспективным представляется дальнейшее развитие идей построения управляемых кольцевых осцилляторов и осцилляторов с многовходовым переключением сигнала, а также создания новых структур ФНФ типа арбитр.</p></sec></abstract><trans-abstract xml:lang="en"><sec><title>O b j e c t i v e s</title><p>O b j e c t i v e s. The problem of constructing a new class of physically uncloneable functions (PUF) based on controlling the signal propagation delay through the elements lying on the path of its propagation is being solved. The relevance of this problem is associated with the active development of physical cryptography. For its implementation, the following goals are pursued: the construction of the basic elements of the PUF and their modifications, the development of a methodology for constructing controlled ring oscillators based on XOR elements and controlled ring oscillators based on multi-input signal switching.</p></sec><sec><title>M e t h o d s</title><p>M e t h o d s.  Methods  of  synthesis  and  analysis  of  digital  devices  were  used,  including  those  based  on programmable logic integrated circuits (FPGA), the basics of Boolean algebra and circuitry.</p></sec><sec><title>R e s u l t s</title><p>R e s u l t s. It is shown that combined PUFs based on RS-flip-flops implement the idea of controlling the signal delay by choosing a path, which is a series-connected elements selected in accordance with the PUF request. A technique for constructing an PUF with a  controlled delay through each element of the path has been developed as a development of the idea of controlling the signal delay along the path. The features and properties of PUF with controlled delay of signals of the ring oscillator type are investigated and possible solutions are shown for the case of two-bit input requests. A basic element and its modifications are proposed for constructing new PUF structures based on the control of the signal propagation delay. It is shown that the signal delay through the basic element, which is a multi-input XOR element, depends not only on the number of inputs to which the active input signal is applied, but also on fixed values of 0 or 1 at its other inputs. A new PUF structure is presented, namely, a controlled ring oscillator, its implementation is considered for the case of control by setting the inputs and their number, by which the active input signal changes.</p></sec><sec><title>Co n c l u s i o n</title><p>Co n c l u s i o n. The proposed new approach to the construction of physically uncloneable functions, based on the control of signal delay through logical elements, has shown its efficiency and promise. The effect of the influence on the delays of signal propagation through the logic element, both the number of its inputs, along which the input signals change, leading to a change in the output signal, and their composition, is experimentally confirmed. It seems promising to further developing the ideas of constructing controlled ring oscillators and oscillators  with  multi-input  switching of  input  signal,  as  well  as  the  creation  of  new PUF  structures of arbiter type.</p></sec></trans-abstract><kwd-group xml:lang="ru"><kwd>физическая криптография</kwd><kwd>физически неклонируемые функции</kwd><kwd>физические однонаправленные функции</kwd><kwd>кольцевой осциллятор</kwd><kwd>физически неклонируемая функция типа арбитр</kwd></kwd-group><kwd-group xml:lang="en"><kwd>physical cryptography</kwd><kwd>physically unclonable functions</kwd><kwd>physical one-way functions</kwd><kwd>ring oscillator</kwd><kwd>arbiter-based physically unclonable function</kwd></kwd-group><funding-group><funding-statement xml:lang="ru">Авторы выражают искреннюю благодарность резиденту Парка высоких технологий компании SK Hynix Memory Solutions Eastern Europe за предоставленное оборудование для проведения экспериментов в рамках работы совместной учебной лаборатории с Белорусским государственным университетом информатики и радиоэлектроники.</funding-statement><funding-statement xml:lang="en">The authors express their sincere gratitude to the HTP resident of the "SK Hynix Memory Solutions Eastern  Europe"  company for  the  equipment  provided  for  carrying  out  experiments within  the framework of the joint laboratory with the Belarusian State University of Informatics and Radioelectronics.</funding-statement></funding-group></article-meta></front><back><ref-list><title>References</title><ref id="cit1"><label>1</label><citation-alternatives><mixed-citation xml:lang="ru">Pappu, R. Physical One-Way Functions: PhD Thesis in Media Arts and Sciences / R. Pappu. – Cambridge : Massachusetts Institute of Technology, 2001. – 154 p.</mixed-citation><mixed-citation xml:lang="en">Pappu R. Physical One-Way Functions: PhD Thesis in Media Arts and Sciences. Cambridge, Massachusetts Institute of Technology, 2001, 154 p.</mixed-citation></citation-alternatives></ref><ref id="cit2"><label>2</label><citation-alternatives><mixed-citation xml:lang="ru">Controlled physical random functions / B. Gassend [et al.] // Proc. of 18th Annual Computer Security Applications Conf. (ACSAC), Las Vegas, Nevada, USA, 9–13 Dec. 2002. – Las Vegas, 2002. – P. 149–160.</mixed-citation><mixed-citation xml:lang="en">Gassend B., Clarke D., Dijk M. S., Devadas S. Controlled physical random functions. Proceedings of the 18th Annual Computer Security Applications Conference (ACSAC), Las Vegas, Nevada, USA, 9–13 December 2002. Las Vegas, 2002, pp. 149–160.</mixed-citation></citation-alternatives></ref><ref id="cit3"><label>3</label><citation-alternatives><mixed-citation xml:lang="ru">Rührmair, U. Strong PUFs: models, constructions, and security proofs / U. Rührmair, H. Busch, S. Katzenbeisser // Towards Hardware-Intrinsic Security / eds. A.-R. Sadeghi, D. Naccache. – Berlin, Heidelberg : Springer Berlin Heidelberg, 2010. – P. 79–96.</mixed-citation><mixed-citation xml:lang="en">Rührmair U., Busch H., Katzenbeisser S. Strong PUFs: Models, Constructions, and Security Proofs. Towards Hardware-Intrinsic Security. In Sadeghi A.-R., Naccache D. (eds.). Berlin, Heidelberg, Springer Berlin Heidelberg, 2010, pp. 79–96.</mixed-citation></citation-alternatives></ref><ref id="cit4"><label>4</label><citation-alternatives><mixed-citation xml:lang="ru">Agarwal, A. Statistical timing analysis for intra-die process variations with spatial correlations / A. Agarwal, D. Blaauw, V. Zolotov // Proc. of Intern. Conf. on Computer Aided Design (ICCAD03), San Jose, CA, USA, 9–13 Nov. 2003. – San Jose, 2003. – P. 900–907.</mixed-citation><mixed-citation xml:lang="en">Agarwal A., Blaauw D., Zolotov V. Statistical timing analysis for intra-die process variations with spatial correlations. Proceedings of the International Conference on Computer Aided Design (ICCAD03), San Jose, CA, USA, 9–13 November 2003. San Jose, 2003, pp. 900–907.</mixed-citation></citation-alternatives></ref><ref id="cit5"><label>5</label><citation-alternatives><mixed-citation xml:lang="ru">Böhm, C. Physical Unclonable Functions in Theory and Practice / C. Böhm, M. Hofer. – N. Y. : Springer Science + Business Media, 2013. – 270 p.</mixed-citation><mixed-citation xml:lang="en">Böhm C., Hofer M. Physical Unclonable Functions in Theory and Practice. New York, Springer Science + Business Media, 2013, 270 p.</mixed-citation></citation-alternatives></ref><ref id="cit6"><label>6</label><citation-alternatives><mixed-citation xml:lang="ru">Theoretical analysis of delay-based PUFs and design strategies for improvement / Y. Wang [et al.] // Proc. of the IEEE Intern. Symp. on Circuits and Systems (ISCAS), Sapporo, Japan, 26–29 May 2019. – Sapporo, 2019. – P. 1–5.</mixed-citation><mixed-citation xml:lang="en">Wang Y., Wang C., Gu C., Cui Y. Theoretical analysis of delay-based PUFs and design strategies for improvement. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan, 26–29 May 2019. Sapporo, 2019, pp. 1–5.</mixed-citation></citation-alternatives></ref><ref id="cit7"><label>7</label><citation-alternatives><mixed-citation xml:lang="ru">Gummalla, S. An Analytical Approach to Efficient Circuit Variability Analysis in Scaled CMOS Design: Master Degree Thesis / S. Gummalla. – Arizona : Arizona State University, 2011. – 62 p.</mixed-citation><mixed-citation xml:lang="en">Gummalla S. An Analytical Approach to Efficient Circuit Variability Analysis in Scaled CMOS Design: Master Degree Thesis. Arizona, Arizona State University, 2011, 62 p.</mixed-citation></citation-alternatives></ref><ref id="cit8"><label>8</label><citation-alternatives><mixed-citation xml:lang="ru">A technique to build a secret key in integrated circuits for identification and authentication applications / J. W. Lee [et al.] // Proc. of the Intern. Symp. VLSI Circuits (VLSI’04), Honolulu, Hawaii, USA, 7–19 June 2004. – Honolulu, 2004. – P. 176–179.</mixed-citation><mixed-citation xml:lang="en">Lee J. W., Lim D., Gassend B., Suh G., Dijk M., Devadas S. A technique to build a secret key in integrated circuits for identification and authentication applications. Proceedings of the International Symposium VLSI Circuits (VLSI’04), Honolulu, Hawaii, USA, 7–19 June 2004. Honolulu, 2004, pp. 176–179.</mixed-citation></citation-alternatives></ref><ref id="cit9"><label>9</label><citation-alternatives><mixed-citation xml:lang="ru">Ozturk, E. Physical unclonable function with tristate buffers / E. Ozturk, G. Hammouri, B. Sunar // Proc. of the IEEE Intern. Symp. on Circuits and Systems (ISCAS 2008), Seattle, Washington, USA, 18–21 May 2008. – Seattle, 2008. – P. 3194–3197.</mixed-citation><mixed-citation xml:lang="en">Ozturk E., Hammouri, G., Sunar B. Physical unclonable function with tristate buffers. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 2008), Seattle, Washington, USA, 18–21 May 2008. Seattle, 2008, pp. 3194–3197.</mixed-citation></citation-alternatives></ref><ref id="cit10"><label>10</label><citation-alternatives><mixed-citation xml:lang="ru">The bistable ring PUF: A new architecture for strong physical unclonable functions / Q. Chen [et al.] // Proc. of the IEEE Intern. Symp. on Hardware Oriented Security and Trust (HOST’11), San Diego, California, USA, 5–6 June 2011. – San Diego, 2011. – P. 134–141.</mixed-citation><mixed-citation xml:lang="en">Chen Q., Csaba G., Lugli P., Schlichtmann U., Rührmair U. The bistable ring PUF: A new architecture for strong physical unclonable functions. Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST’11), San Diego, California, USA, 5–6 June 2011. San Diego, 2011, pp. 134–141.</mixed-citation></citation-alternatives></ref><ref id="cit11"><label>11</label><citation-alternatives><mixed-citation xml:lang="ru">Holcomb, D. E. Power-up SRAM state as an identifying fingerprint and source of true random numbers / D. E. Holcomb, W. Burleson, K. Fu // IEEE Transactions on Computer. – 2008. – Vol. 58, no. 9. – P. 1198–1210.</mixed-citation><mixed-citation xml:lang="en">Holcomb D. E., Burleson W., Fu K. Power-up SRAM state as an identifying fingerprint and source of true random numbers. IEEE Transactions on Computers, 2008, vol. 58, no. 9, pp. 1198–1210.</mixed-citation></citation-alternatives></ref><ref id="cit12"><label>12</label><citation-alternatives><mixed-citation xml:lang="ru">DRAM-based intrinsic physically unclonable functions for system-level security and authentication / F. Tehranipoor [et al.] // IEEE Transactions on Very Large Scale Integration (VLSI) Systems. – 2016. – No. 99. – P. 1–13.</mixed-citation><mixed-citation xml:lang="en">Tehranipoor F., Karimian N., Xiao K., Chandy J. DRAM-based intrinsic physically unclonable functions for system-level security and authentication. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, no. 99, pp. 1–13.</mixed-citation></citation-alternatives></ref><ref id="cit13"><label>13</label><citation-alternatives><mixed-citation xml:lang="ru">Ярмолик, В. Н. Физически неклонируемые функции / В. Н. Ярмолик, Ю. Г. Вашинко // Информатика. – 2011. – № 2(30). – С. 92–103.</mixed-citation><mixed-citation xml:lang="en">Yarmolik V. N., Vashinko Y. G. Physical unclonable functions. Informatika [Informatics], 2011, no. 2(30), pp. 92–103 (In Russ.).</mixed-citation></citation-alternatives></ref><ref id="cit14"><label>14</label><citation-alternatives><mixed-citation xml:lang="ru">Иванюк, А. А. Физическая криптография и защита цифровых устройств / А. А. Иванюк, С. С. Заливако // Доклады БГУИР. – 2019. – № 2(120). – С. 50–58.</mixed-citation><mixed-citation xml:lang="en">Ivaniuk A. A., Zalivaka S. S. Physical cryptography and security of digital devices. Doklady Belorusskogo gosudarstvennogo universiteta informatiki i radioèlektroniki [Reports of the Belarusian State University of Informatics and Radioelectronics], 2019, no. 2(120), pp. 50–58 (In Russ.).</mixed-citation></citation-alternatives></ref><ref id="cit15"><label>15</label><citation-alternatives><mixed-citation xml:lang="ru">Верниковский, Е. А. Схемотехника: учебно-методический комплекс / Е. А. Верниковский. – Минск : БГУ, 2012. – 200 с.</mixed-citation><mixed-citation xml:lang="en">Vernikovskii E. A. Schemotehnika: uchebno-metodicheskii complex. Circuitry: Educational-methodical Complex. Minsk, Belorusskij gosudarstvennyj universitet, 2012, 200 p. (In Russ.).</mixed-citation></citation-alternatives></ref><ref id="cit16"><label>16</label><citation-alternatives><mixed-citation xml:lang="ru">Jouppi, N. Timing analysis and performance improvement of MOS VLSI designs / N. Jouppi // IEEE Transactions on Computer-Aided Design. – 1987. – Vol. 6, no. 4. – P. 650–665.</mixed-citation><mixed-citation xml:lang="en">Jouppi N. Timing analysis and performance improvement of MOS VLSI designs. IEEE Transactions on Computer-Aided Design, 1987, vol. 6, no. 4, рр. 650–665.</mixed-citation></citation-alternatives></ref><ref id="cit17"><label>17</label><citation-alternatives><mixed-citation xml:lang="ru">Богданович, М. И. Цифровые интегральные микросхемы / М. И. Богданович, И. Н. Грель, В. А. Прохоренко. – Минск : Беларусь, 1991. – 493 с.</mixed-citation><mixed-citation xml:lang="en">Bogdanovich M. I., Grel’ I. N., Prohorenko V. A. Tsifrovue integral’nue mikroshemy. Digital Integrated Circuits, Minsk, Belarus, 1991, 493 p. (In Russ.).</mixed-citation></citation-alternatives></ref><ref id="cit18"><label>18</label><citation-alternatives><mixed-citation xml:lang="ru">Ram, O. V. S. S. Modeling multiple-input switching in timing analysis using machine learning / O. V. S. S. Ram, S. Saurabh // IEEE Trans. on Computer. – 2021. – Vol. 40, no. 4. – P. 723–734.</mixed-citation><mixed-citation xml:lang="en">Ram O. V. S. S., Saurabh S. Modeling multiple-input switching in timing analysis using machine learning. IEEE Transactions on Computer, 2021, vol. 40, no. 4, pp. 723–734.</mixed-citation></citation-alternatives></ref><ref id="cit19"><label>19</label><citation-alternatives><mixed-citation xml:lang="ru">Experiments on autonomous Boolean networks / D. P. Rosin [et al.] // Chaos: An Interdisciplinary J. of Nonlinear Science. – 2013. – Vol. 23, no. 2. – P. 1–9.</mixed-citation><mixed-citation xml:lang="en">Rosin D. P., Rontani D., Gauthier D. J. Experiments on autonomous Boolean networks. Chaos: An Interdisciplinary Journal of Nonlinear Science, 2013, vol. 23, no. 2, pp. 1–9.</mixed-citation></citation-alternatives></ref><ref id="cit20"><label>20</label><citation-alternatives><mixed-citation xml:lang="ru">Park, M. True random number generation using CMOS Boolean chaotic oscillator / M. Park, J. C. Rodgers, D. P. Lathrop // Microelectronics J. – 2015. – Vol. 46, no. 12. – P. 1364–1370.</mixed-citation><mixed-citation xml:lang="en">Park M., Rodgers J. C., Lathrop D. P. True random number generation using CMOS Boolean chaotic oscillator. Microelectronics Journal, 2015, vol. 46, no. 12, pp. 1364–1370.</mixed-citation></citation-alternatives></ref></ref-list><fn-group><fn fn-type="conflict"><p>The authors declare that there are no conflicts of interest present.</p></fn></fn-group></back></article>
